ST7FLCD1 datasheet(78/95 Pages) STMICROELECTRONICS

78 / 95 page

8-bit Timer (TIMA)

ST7FLCD1

78/95

13.4

TIMER A CONTROL STATUS REGISTER (TIMCSRA)

Read/Write

Reset Value: (00h)

Bits [7:6] = TB[1:0] Time Base period selection

These bits are set and cleared by software.

00 Time base period = tTIMER (256 µs @ 8 MHz)

01 Time base period = tTIMER x 8 (2048 µs @ 8 MHz)

10 Time base period = tTIMER x 64 (16384 µs @ 8 MHz)

11 Reserved

Bit 5 = OVF Timer Overflow Flag.

This bit is set by hardware. An interrupt is generated if OVFE = 1. It must be cleared by reading the

TIMCSRA register.

No timer overflow.

The free-running downcounter reached 00h.

Bit 4 = OVFE Timer Overflow Interrupt Enable.

This bit is set and cleared by software.

Interrupt disabled

Interrupt enabled

Bit 3 = TAR Timer Auto-Reload

This bit is set and cleared by software.

One-shot mode. The counter restarts after a write in the TIMCPRA register.

Auto-Reload mode. The counter is reloaded automatically by the TIMCPRA register after the

downcounter reaches 00h.

Bits [2:1] = BUZ[1:0] Buzzer tone selection

These bits are set and cleared by software.

00 Time base frequency = fTIMER/16 (244 Hz @ 8 MHz)

01 Time base frequency = fTIMER/8 (488 Hz @ 8 MHz)

10 Time base frequency = fTIMER/4 (976 Hz@ 8 MHz)

11 Time base frequency = fTIMER/2 (1.95 kHz @ 8 MHz)

Table 27: Timer Controller Register Map

Address

Reset

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

000Dh

00h

R/W

TIMCSRA

TB1

TB0

OVF

OVFE

TAR

BUZ1

BUZ0

BUZE

000Eh

00h

R/W

TIMCPRA

PR7

PR6

PR5

PR4

PR3

PR2

PR1

PR0

321

TB1

TB0

OVF

OVFE

TAR

BUZ1

BUZ0

BUZE

ST7FLCD1 数据表(PDF) 78 Page - STMicroelectronics

ST7FLCD1 数据表(HTML) 78 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

数据表下载