数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7FLCD1 数据表(PDF) 76 Page - STMicroelectronics

部件名 ST7FLCD1
功能描述  8-bit MCU for LCD Monitors with 60 KBytes Flash, 2 KBytes RAM, 2 DDC Ports and Infrared Controller
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7FLCD1 数据表(HTML) 76 Page - STMicroelectronics

Back Button ST7FLCD1 Datasheet HTML 72Page - STMicroelectronics ST7FLCD1 Datasheet HTML 73Page - STMicroelectronics ST7FLCD1 Datasheet HTML 74Page - STMicroelectronics ST7FLCD1 Datasheet HTML 75Page - STMicroelectronics ST7FLCD1 Datasheet HTML 76Page - STMicroelectronics ST7FLCD1 Datasheet HTML 77Page - STMicroelectronics ST7FLCD1 Datasheet HTML 78Page - STMicroelectronics ST7FLCD1 Datasheet HTML 79Page - STMicroelectronics ST7FLCD1 Datasheet HTML 80Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 95 page
background image
Watchdog Timer (WDG)
ST7FLCD1
76/95
The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).
The application program must write in the CR register at regular intervals during normal operation to
prevent an MCU reset. The value to be stored in the CR register must be between FFh and C0h
(see Table 25).
12.4
Lock-up Counter
An 8-bit counter starts after a reset or by writing to the CR register. It disables the writing of the CR
register during the next 256 cycles of CPU clock (typical value of 32 µs at 8 MHz). If a writing order
takes place during this time, this 8-bit counter is reset but not the main watchdog downcounter (no
writing to the CR register occurs).
Thus after several too close writings of the CR register, the main downcounter reaches the reset
value and a reset occurs. If the CR register is normally refreshed every 32 µs or more, write
commands are always enabled.
12.5
Interrupts
None.
12.6
Register Description
WDG CONTROL REGISTER (WDGCR)
Read/Write
Reset Value: 2 1111 (7Fh)
Bit 7 = WDGA Activation bit.
This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the
watchdog can generate a reset.
0
Watchdog disabled
1
Watchdog enabled
Bits [6:0] = T[6:0] 7-bit Timer (MSB to LSB).
These bits contain the decremented value. A reset is produced when it rolls over from 40h to 3Fh
(T6 is cleared).
Table 25: Watchdog Timing (fCPU = 8 MHz)
CR Register Initial Value
WDG Timeout (ms)
Lock-up Timeout (µs)
Maximum
FFh
400
32
Minimum
C0h
6.250
Table 26: Watchdog Register Map
Address
Reset
Register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
001Bh
7F
R/W
WDGCR
WDGA
T[6:0]
76
54
321
0
WDGA
T6
T5
T4
T3
T2
T1
T0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com