PC87366 datasheet(168/240 Pages) NSC

168 / 240 page

10.0 Musical Instrument Digital Interface (MIDI) Port (Continued)

168

www.national.com

Figure 32. MIDI Port Block Diagram

10.2.1

Internal Bus Interface Unit

The Internal Bus Interface Unit handles all read and write transactions between the host and the registers of the MIDI Port.

It also controls the MIDI Port interrupt request logic (see Section 10.2.8).

10.2.2

Port Control and Status Registers

A Control register (MCNTL, see Section 10.3.6) and a Status register (MSTAT, see Section 10.3.4) allow the user to control

the operation of the MIDI, and provide status information regarding its various functional units. A Command register (MCOM,

see Section 10.3.5) allows the user to control the operation mode of the MIDI Port by serving as a port via which the host

can issue commands to the MIDI. A MIDI Port command is defined as a write access to the MIDI Command register. The

meaning of each command is determined by the data byte written during this write access.

10.2.3

Data Buffers and FIFOs

The Data Buffers and FIFOs function as a mechanism for synchronizing between the Internal Bus Interface Unit and the

MIDI Communication Engine. This synchronization allows each of these units to handle its own tasks without having to

pause to send/receive data to/from the other unit. Synchronization also bridges the gap in the data transfer rate between

these two units. Data transfer rate matching is done when the FIFOs of the MIDI Port are enabled. It allows the MIDI Port to

interface a bus at a relatively high data transfer rate, while maintaining communication with a MIDI device over a communi-

cation channel that supports a relatively low data transfer rate.

10.2.4

MIDI Communication Engine

The MIDI Communication Engine handles the serializing of outgoing data and the de-serializing of incoming data transferred

between the MIDI Port and the MIDI device. During transmit (serial data transfer from the MIDI Port to the MIDI device), the

Communication Engine receives data bytes from the output data buffer or FIFO, serializes them into a stream of data bits,

and transmits them as a sequence of high and low pulses over the MDTX pin according to the MIDI communication protocol.

During receive (serial data transfer from the MIDI device to the MIDI Port), the Communication Engine receives a sequence

of high and low pulses via the MDRX pin, converts them into a stream of data bits and de-serializes them into data bytes

that it sends to the input data buffer or FIFO.

Both transmit and receive are performed at a fixed serial data rate of 31.25 Kbits per second. The serial data format is also

fixed, and consists of 1 Start bit, 8 Data bits and 1 Stop bit. See the waveform illustrating a MIDI byte transfer in Figure 33.

Internal

Interface

MIDI

Routing

Control

Signals

MIDI

Communication

Engine

Data

Buffers

and

FIFOs

MDTX Pin

MDRX Pin

MIDI

Transmit

Signal

MIDI

Receive

Signal

(Data Serializer)

Bus

Control

Tx Data

Rx Data

SuperI/O

Internal

Bus

MIDI Port

Control and Status

Registers

Read/Write

Interface

Routing

Control

Data Buffer

Status and Control

Communication

Status and Control

Asynchronous

Synchronous

Interface

Unit

Control

Tx Data

Rx Data

PC87366 数据表(PDF) 168 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 168 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

PC87366 数据表(PDF) 168 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 168 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载