PC87366 datasheet(193/240 Pages) NSC

193 / 240 page

11.0 Voltage Level Monitor (VLM) (Continued)

193

www.national.com

11.7 USAGE HINTS

11.7.1

Calculating the Channel Delay

The channel delay is the interval between the time a new channel is selected and the time the channel voltage can be mea-

sured. The reason for this delay is to allow the voltage to charge all internal capacitors to guarantee accuracy of the mea-

surement. This delay period depends on characteristics of the input (resistance and capacitance) and of the external circuit.

Figure 39 shows the schematic of the input and its equivalent R-C circuit. The sampling time should be long enough to guar-

antee that the voltage settles on the capacitor CS. The voltage on CS should be stable before the measurement starts. The

RAIN and CAIN values represent the input path serial resistance and parallel capacitance. RAIN is the serial resistance of the

multiplexer, Sample & Hold switch and other parasitic resistors. CAIN is the parallel capacitance of the input pin, pad, lead-

frame, CS, etc. The required sampling time is determined by RAIN and CAIN together with the input source resistance

RSOURCE and parasitic capacitance CP. Table 52 can be used as a reference for calculating the sample time. Channel Delay

of the VCNVR register should be programmed accordingly.

0Bh

(Bank

0-13)

RDCHV

Channel Voltage Value

0Ch

(Bank

0-13)

CHVH

Channel Voltage High Limit Value

0Dh

(Bank

0-13)

CHVL

Channel Voltage Low Limit Value

0Eh

(Bank

11-13)

OTSL

Overtemperature Shutdown Limit Value

0Fh

Reserved

Bits

RAIN

CAIN

Input

Signal

RSOURCE

Figure 39. Analog Input Schematic Diagram and Equivalent R-C Circuit

Analog

AD0

AD1

AD2

AD3

AD4

AD5

AD6

MUX

VIN

RSOURCE

VIN

CP is the parasitic capacitor including the external

RAIN is the equivalent serial resistance of all serial

elements inside the chip (pin, bonding, MUX, Sample &

elements (PCB capacitance etc.).

Hold switch, layout).

CS is the sampling capacitor.

CAIN is the equivalent parallel capacitance of the chip

parasitic capacitancies and the CS capacitor.

PC87366 数据表(PDF) 193 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 193 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

PC87366 数据表(PDF) 193 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 193 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载