数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7MC1K2-Auto 数据表(PDF) 156 Page - STMicroelectronics

部件名 ST7MC1K2-Auto
功能描述  Clock, reset and supply management
PDF  371 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7MC1K2-Auto 数据表(HTML) 156 Page - STMicroelectronics

Back Button ST7MC1K2-Auto Datasheet HTML 152Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 153Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 154Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 155Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 156Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 157Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 158Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 159Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 160Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 371 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
On-chip peripherals
ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto
156/371
SCI data register (SCIDR)
The data register contains the received or transmitted data character, depending on whether
it is read from or written to.
This register performs a double function (read and write) since it is composed of two
registers, one for transmission (TDR) and one for reception (RDR).
The TDR register provides the parallel interface between the internal bus and the output
shift register (see Figure 61).
The RDR register provides the parallel interface between the input shift register and the
internal bus (see Figure 61).
SCI baud rate register (SCIBRR)
Note:
When LIN slave mode is disabled, the SCIBRR register controls the conventional baud rate
generator.
1RWU
Receiver wake-up
This bit determines if the SCI is in mute mode or not. It is set and cleared by software
and can be cleared by hardware when a wake-up sequence is recognized.
0: Receiver in active mode
1: Receiver in mute mode
Notes:
- Before selecting mute mode (by setting the RWU bit) the SCI must first receive a
data byte, otherwise it cannot function in mute mode with wakeup by Idle line
detection.
- In Address Mark Detection Wake-up configuration (WAKE bit = 1) the RWU bit
cannot be modified by software while the RDRF bit is set.
0SBK
Send break
This bit set is used to send break characters. It is set and cleared by software.
0: No break character is transmitted
1: Break characters are transmitted
Note: If the SBK bit is set to ‘1’ and then to ‘0’, the transmitter sends a BREAK word at
the end of the current word.
SCIDR
Reset value: undefined
7
654
32
10
DR[7:0]
R/W
SCIBRR
Reset value: 0000 0000 (00h)
7
654
32
10
SCP[1:0]
SCT[2:0]
SCR[2:0]
R/W
R/W
R/W
Table 64.
SCICR2 register description (continued)
Bit Name
Function
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com