STM8S datasheet(59/467 Pages) STMICROELECTRONICS

59 / 467 page

DocID14587 Rev 14

59/467

RM0016

Interrupt controller (ITC)

6.1

ITC introduction

•

Management of hardware interrupts

–

External interrupt capability on most I/O pins with dedicated interrupt vector and

edge sensitivity setting per port

–

Peripheral interrupt capability

•

Management of software interrupt (TRAP)

•

Nested or concurrent interrupt management with flexible interrupt priority and level

management:

–

Up to 4 software programmable nesting levels

–

Up to 32 interrupt vectors fixed by hardware

–

2 non maskable events: RESET, TRAP

–

1 non-maskable top level hardware interrupt (TLI)

This interrupt management is based on:

•

Bit I1 and I0 of the CPU Condition Code register (CCR)

•

Software priority registers (ITC_SPRx)

•

Reset vector address 0x00 8000 at the beginning of program memory. In devices with

boot ROM, the reset initialization routine is programmed in ROM by

STMicroelectronics.

•

Fixed interrupt vector addresses located at the high addresses of the memory map

(0x00 8004 to 0x00 807C) sorted by hardware priority order.

6.2

Interrupt masking and processing flow

The interrupt masking is managed by bits I1 and I0 of the CCR register and by the

ITC_SPRx registers which set the software priority level of each interrupt vector (see

Table 8). The processing flow is shown in Figure 13.

When an interrupt request has to be serviced:

Normal processing is suspended at the end of the current instruction execution.

The PC, X,Y, A and CCR registers are saved onto the stack.

Bits I1 and I0 of CCR register are set according to the values in the ITC_SPRx registers

corresponding to the serviced interrupt vector.

The PC is then loaded with the interrupt vector of the interrupt to service and the first

instruction of the interrupt service routine is fetched .

The interrupt service routine should end with the IRET instruction which causes the content

of the saved registers to be recovered from the stack. As a consequence of the IRET

instruction, bits I1 and I0 are restored from the stack and the program execution resumes.

STM8S 数据表(PDF) 59 Page - STMicroelectronics

STM8S 数据表(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载