STM8S datasheet(90/467 Pages) STMICROELECTRONICS

90 / 467 page

Clock control (CLK)

RM0016

90/467

DocID14587 Rev 14

9.9

CLK register description

9.9.1

Internal clock register (CLK_ICKR)

Address offset: 0x00

Reset value: 0x01

654

3210

Reserved

REGAH

LSIRDY

LSIEN

FHW

HSIRDY

HSIEN

rrw

Bits 7:6 Reserved, must be kept cleared.

Bit 5 REGAH: Regulator power off in Active-halt mode

This bit is set and cleared by software. When it is set, the main voltage regulator is powered off as

soon as the MCU enters Active-halt mode, so the wakeup time is longer.

0: MVR regulator ON in Active-halt mode

1: MVR regulator OFF in Active-halt mode

Bit 4 LSIRDY: Low speed internal oscillator ready

This bit is set and cleared by hardware.

0: LSI clock not ready

1: LSI clock ready

Bit 3 LSIEN: Low speed internal RC oscillator enable

This bit is set and cleared by software. It is set by hardware whenever the LSI oscillator is required,

for example:

–

When switching to the LSI clock (see CLK_SWR register)

–

When LSI is selected as the active CCO source (see CLK_CCOR register)

–

When BEEP is enabled (BEEPEN bit set in the BEEP_CSR register)

–

When LSI measurement is enabled (MSR bit set in the AWU_CSR register)

It cannot be cleared when LSI is selected as master clock source (CLK_CMSR register), as active

CCO source or as clock source for the AWU peripheral or independent Watchdog.

0: Low-speed internal RC off

1: Low-speed internal RC on

STM8S 数据表(PDF) 90 Page - STMicroelectronics

STM8S 数据表(HTML) 90 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载