STM8S datasheet(61/467 Pages) STMICROELECTRONICS

61 / 467 page

DocID14587 Rev 14

61/467

RM0016

Interrupt controller (ITC)

The highest software priority interrupt is serviced.

If several interrupts have the same software priority then the interrupt with the highest

hardware priority is serviced first.

When an interrupt request is not serviced immediately, it is latched and then processed

when its software priority combined with the hardware priority becomes the highest one.

Note:

The hardware priority is exclusive while the software one is not. This allows the previous

process to succeed with only one interrupt.

RESET, TLI and TRAP are considered as having the highest software priority in the decision

process.

See Figure 14 for a description of pending interrupt servicing process.

Figure 14. Priority decision process

6.2.2

Interrupt sources

Two interrupt source types are managed by the STM8 interrupt controller:

•

Non-maskable interrupts: RESET, TLI and TRAP

•

Maskable interrupts: external interrupts or interrupts issued by internal peripherals

Non-maskable interrupt sources

Non-maskable interrupt sources are processed regardless of the state of bits I1 and I0 of the

CCR register (see Figure 13). PC, X, Y, A and CCR registers are stacked only when a TRAP

MSv45261V1

SOFTWARE

PRIORITY

PENDING

INTERRUPTS

HIGHEST SOFTWARE

PRIORITY SERVICED

HIGHEST HARDWARE

PRIORITY SERVICED

Different

Same

STM8S 数据表(PDF) 61 Page - STMicroelectronics

STM8S 数据表(HTML) 61 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载