STM8S datasheet(93/467 Pages) STMICROELECTRONICS

93 / 467 page

DocID14587 Rev 14

93/467

RM0016

Clock control (CLK)

104

9.9.5

Switch control register (CLK_SWCR)

Address offset: 0x05

Reset value: 0xXX

654

3210

Reserved

SWIF

SWIEN

SWEN

SWBSY

rc_w0

Bits 7:4 Reserved.

Bit 3 SWIF: Clock switch interrupt flag

This bit is set by hardware and cleared by software writing 0. Its meaning depends on the status of

the SWEN bit. Refer to Figure 22 and Figure 23.

″

In manual switching mode (SWEN = 0):

0: Target clock source not ready

1: Target clock source ready

″

In automatic switching mode (SWEN = 1):

0: No clock switch event occurred

1: Clock switch event occurred

Bit 2 SWIEN: Clock switch interrupt enable

This bit is set and cleared by software.

0: Clock switch interrupt disabled

1: Clock switch interrupt enabled

Bit 1 SWEN: Switch start/stop

This bit is set and cleared by software. Writing a 1 to this bit enables switching the master clock to

the source defined in the CLK_SWR register.

0: Disable clock switch execution

1: Enable clock switch execution

Bit 0 SWBSY: Switch busy

This bit is set and cleared by hardware. It can be cleared by software to reset the clock switch

process.

0: No clock switch ongoing

1: Clock switch ongoing

STM8S 数据表(PDF) 93 Page - STMicroelectronics

STM8S 数据表(HTML) 93 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载