ZUSBOPTSC01ZAC datasheet(248/402 Pages) ZILOG

248 / 402 page

Option Bits

P R E L I M I N A R Y

PS024604-1005

Z8 Encore!® Motor Control Flash MCUs

Product Specification

226

Bit

Position

Value

(H)

Description

[7]

FLTSEL

RESET/Fault0 Select

RESET/Fault0 pin is configured as Fault0 input.

RESET/Fault0 pin is configured as RESET input.

[6]

LPDEN

Low Power Divide Mode Enable. See

Oscillator Control chapter on page 231.

Low Power Divide mode is enabled

Low Power Divide mode is disabled

[5]

Reserved

Must be 1.

This Option Bit is reserved for future use and must always be 1.

[4]

PWM2EN

PWM Output Pair PWM2 Enable

PWM2 outputs are enabled and controlled by PWM logic.

PWM2 outputs are always high-impedance.

[3]

PWM1EN

PWM Output Pair PWM1 Enable

PWM1 outputs are enabled and controlled by PWM logic.

PWM1 outputs are always high-impedance.

[2]

PWM0EN

PWM Output Pair PWM0 Enable

PWM0 outputs are enabled and controlled by PWM logic.

PWM0 outputs are always high-impedance.

[1]

PWMHI

PWM High Side (PWM outputs 0H,1H, 2H) Default Off-State

PWM High-side inactive state is low, active state is High.

PWM High-side inactive state is high, active state is Low.

[0]

PWMLO

PWM Low Side (PWM outputs 0L,1L, 2L) Default Off-State

PWM Low-side inactive state is low, active state is high.

PWM Low-side inactive state is high, active state is low.

ZUSBOPTSC01ZAC 数据表(PDF) 248 Page - Zilog, Inc.

ZUSBOPTSC01ZAC 数据表(HTML) 248 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载