28HS01GTAM03 datasheet(80/138 Pages) INFINEON

80 / 138 page

Datasheet

80 of 138

002-18216 Rev. *W

2022-01-18

256Mb/512Mb/1Gb SEMPER™ Flash

Octal interface, 1.8V/3.0V

Registers

5.5

Configuration register 2 (CFR2x)

Configuration Register 2 controls memory read latency and address byte length selection.

Table 46

4KB parameter sector location selection

SP4KBS

TB4KBS

4KB location

4KB physical sectors at bottom (Low address)

4KB physical sectors at top, (High address)

4KB Parameter sectors are split between top (High Address) and bottom (Low Address)

Table 47

PLPROT and TLPROT protection

PLPROT

TLPROT

Array protection and 4K sector

Unprotected (Unlocked)

TBPROT, LBPROTx, SP4KBS, TB4KBS - Permanently Protected (Locked)

TBPROT, LBPROTx, SP4KBS, TB4KBS - Protected (Locked) till next Power-down

Table 48

Configuration register 2

Bit

number

Name

Function

Read/Write

N = Nonvolatile

V = Volatile

Factory

default

(binary)

Description

CFR2N[7]

CFR2V[7]

ADRBYT

Address Byte Length

selection between 3 or 4

bytes for Instructions

N -> R/W

V -> R/W

Description:

The ADRBYT bit controls the expected address length for all

instructions that require address and is selectable between 3

Bytes or 4 Bytes.

Selection Options:

0 = Instructions will use 3 Bytes for address

1 = Instructions will use 4 Bytes for address

Dependency: N/A

CFR2N[6:4]

CFR2V[6:4]

RESRVD

Reserved for Future Use

N -> R/W

V -> R/W

000

These bits are Reserved for future use. This bit must always be

written/loaded to its default state.

CFR2N[3:0]

CFR2V[3:0] MEMLAT[3:0]

Memory Array Read

Latency selection -

Dummy cycles required

for initial data access

N -> R/W

V -> R/W

1000

Description: The MEMLAT[3:0] bits control the read latency

(dummy cycles) delay in all variable latency memory array and

nonvolatile register read transactions. MEMLAT selection allows

the user to adjust the read latency during normal operation based

on different operating frequencies.

Selection Options:

0000 = 0/5 Latency Cycles Selection based on transaction

opcodes

…..

1111 = 15/28 Latency Cycles Selection based on transaction

opcodes

Dependency: N/A

28HS01GTAM03 数据表(PDF) 80 Page - Infineon Technologies AG

28HS01GTAM03 数据表(HTML) 80 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

28HS01GTAM03 数据表(PDF) 80 Page - Infineon Technologies AG

28HS01GTAM03 数据表(HTML) 80 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载