28HS01GTAM03 datasheet(87/138 Pages) INFINEON

87 / 138 page

Datasheet

87 of 138

002-18216 Rev. *W

2022-01-18

256Mb/512Mb/1Gb SEMPER™ Flash

Octal interface, 1.8V/3.0V

Registers

5.13

ECC address trap register (EATV)

The ECC Address Trap Register (EATV) stores the address of the ECC unit data where either a 1-Bit/2-Bit error or

only a 1-Bit error occurred during a read operation. It stores the ECC unit address of the first ECC error captured

during a memory read operation since the last Clear ECC transaction.

5.14

ECC error detection count register (ECTV)

The ECC Error Detection Counter Register (ECTV) stores the number of either 1-Bit/2-Bit or only 1-Bit ECC errors

have occurred during read operations since the last POR or hardware/software reset.

Table 59

ECC address trap register

Bit

number

Name

Function

Read/Write

N = Nonvolatile

V = Volatile

Factory default

(binary)

Description

EATV[31:0] ECCATP[31:0]

ECC 1-bit and 2-bit

Error Address Trap

V -> R

0x00000000

Description: The Address Trap Register (ECCATP[31:0]) stores

the ECC unit data address where a 1-Bit/2-Bit error occurred

during a read operation. ECCATP[31:0] stores the ECC unit

address of the first ECC error captured during a memory read

operation since the last Clear ECC Status Register transaction

(CLECC_0_0).

Note ECCATP[31:0] is only updated during Read Instruction.

Note Mask non-valid upper ECCATP address bits from ECC unit

address.

Note Clear ECC Status Register transaction (CLECC_0_0), POR

or Hardware/Software reset clears the EATV[31:0] to

0x00000000.

Selection Options: ECC Error Data Unit Address

Dependency: N/A

Table 60

ECC count register

Bit

number

Name

Function

Read/Write

N = Nonvolatile

V = Volatile

Factory default

(binary)

Description

ECTV[15:0] ECCCNT[15:0] ECC 1-bit and 2-bit

Error Count Register

V -> R

0x0000

Description: The ECCCNT[15:0] stores the number of 1-bit/2-bit

ECC errors occurred during read operations since the last POR

or hardware/software reset.

Note ECCCNT[15:0] is only updated during Read Instruction.

Note Only one ECC error is counted for each data unit. If

multiple read transactions access the same unit data

containing an ECC error, the ECCCNT[15:0] will increment each

time the unit data is read.

Note Once the count reaches 0xFFFF, the ECCCNT[15:0] will

stop incrementing

Note POR or Hardware/Software reset clears the ECCNT[15:0]

to 0x0000.

Selection Options: ECC Error Count

Dependency: N/A

28HS01GTAM03 数据表(PDF) 87 Page - Infineon Technologies AG

28HS01GTAM03 数据表(HTML) 87 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载