| 数据搜索系统,热门电子元器件搜索 |
|
28HS01GTAM03 数据表(PDF) 100 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
28HS01GTAM03 数据表(HTML) 100 Page - Infineon Technologies AG |
|
100 / 138 page ![]() Register access CLPEF_0_0 Clear Program and Erase Failure Flags transaction resets STR1V[5] (Erase failure flag) and STR1V[6] (Program failure flag) - 82 (CMD) 82 (CMD) -- - - - - - - - - - - Figure 18/ Figure 19 166 / 200 N/A ECC RDECC_4_0 Read ECC Status is used to determine the ECC status of the addressed data unit. - 19 (CMD) 19 (CMD) ADDR [31:24] ADDR [23:16] ADDR [15:8] ADDR [7:0] -- - - - - - - Figure 27/ Figure 29 4 CLECC_0_0 Clear ECC Status Register transaction resets ECC Status Register bit[4] (2-bit ECC Detection), ECC Status Register bit[3] (1-bit ECC Correction), Address Trap Register and ECC Detection Counter. - 1B (CMD) 1B (CMD) -- - - - - - - - - - - Figure 18/ Figure 19 N/A CRC RDCRC_4_0 Read Interface CRC Register transaction allows the volatile Interface CRC Register contents to be read - 64 (CMD) 64 (CMD) 00 (ADDR) 00 (ADDR) 00 (ADDR) 00 (ADDR) -- - - - - - - Figure 27/ Figure 28 4 DICHK_4_1 Data Integrity Check trans- action causes the device to perform a Data Integrity Check over a user defined address range. - 5B (CMD) 5B (CMD) 00 (ADDR) 00 (ADDR) 00 (ADDR) 00 (ADDR) Start ADDR [31:24] Start ADDR [23:16] Start ADDR [15:8] Start ADDR [7:0] End ADDR [31:24] End ADDR [23:16] End ADDR [15:8] End ADDR [7:0] Figure 22/ Figure 23 Read flash array RDAY1_4_0 Read Octal SDR transaction reads out the memory contents at the given address on DQ[7:0]. The maximum CK frequency for this SDR trans- action is 200-MHz frequency - EC (CMD) EC (CMD) ADDR [31:24] ADDR [23:16] ADDR [15:8] ADDR [7:0] -- - - - - - - Figure 27 RDAY2_4_0 Read Octal DDR transaction reads out the memory contents at the given address on DQ[7:0]. The maximum CK frequency for this DDR trans- action is 200-MHz frequency - EE (CMD) EE (CMD) ADDR [31:24] ADDR [23:16] ADDR [15:8] ADDR [7:0] -- - - - - - - Figure 28 Program flash array PRPGE_4_1 Program Page programs 256B or 512B data to the memory array in one trans- action. WRENB_ 0_0 12 (CMD) 12 (CMD) ADDR [31:24] ADDR [23:16] ADDR [15:8] ADDR [7:0] Input Data 1 [7:0] Input Data 2 [7:0] (Conti nue) -- - - - Figure 24/ Figure 25 Table 78 Octal (8S-8S-8S, 8D-8D-8D) transaction table (Continued) Note 32. In case of Octal DDR protocol. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |