数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FXLS8971CF 数据表(PDF) 21 Page - NXP Semiconductors

部件名 FXLS8971CF
功能描述  3-Axis Low-g Accelerometer
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

FXLS8971CF 数据表(HTML) 21 Page - NXP Semiconductors

Back Button FXLS8971CF Datasheet HTML 17Page - NXP Semiconductors FXLS8971CF Datasheet HTML 18Page - NXP Semiconductors FXLS8971CF Datasheet HTML 19Page - NXP Semiconductors FXLS8971CF Datasheet HTML 20Page - NXP Semiconductors FXLS8971CF Datasheet HTML 21Page - NXP Semiconductors FXLS8971CF Datasheet HTML 22Page - NXP Semiconductors FXLS8971CF Datasheet HTML 23Page - NXP Semiconductors FXLS8971CF Datasheet HTML 24Page - NXP Semiconductors FXLS8971CF Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 100 page
background image
NXP Semiconductors
FXLS8971CF
3-Axis Low-g Accelerometer
aaa-040843
High-Impedance
SPI_MISO
SPI_DATA
SCLK
SPI_CS_B
A6
1
2
3
4
5
6
7
8
9
10
11
12 13
14
15 16
17
18
19
20
21 22 23
24
25 26 27 28
29 30
31
32
A5 A4 A3 A2
R/W
A1 A0
X
X
X
X
X
X
X
X
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7
Figure 14. SPI multiple-byte read protocol diagram (3-wire mode)
13.5 SPI timing specifications (4-wire mode and 3-wire hardwired modes)
Table 13 and Figure 15 specify and illustrate the minimum and maximum timing parameter values for correct
SPI interface functionality when FXLS8971CF is operated in 4-wire and 3-wire hardwired SPI modes.
FXLS8971CF only supports SPI mode 00, corresponding to CPOL = 0, and CPHA = 0. In this mode, the active
state of the clock is high and the idle state is low. Data is latched on the rising edge of the clock and propagated
on the falling edge. All timing specifications shown in Table 13 were determined under the following conditions:
10 pF capacitor and 1 kΩ pull-up resistor present on all SPI signals, 105 °C, 1.8 V.
Specifications
Label
Description
Min.
Max.
Unit
fSCLK
SCLK frequency
0
4
MHz
tSCLK
SCLK Period
250
ns
tSCLKH
SCLK high time
100
ns
tSCLKL
SCLK low time
100
ns
tHZ
Hold time for SPI_MISO signal (transition
back to high-z state)
15
ns
tSCS
Setup time for SPI_CS_B signal
125
ns
tHCS
Hold time for SPI_CS_B signal
240
ns
tWCS
Inactive time for SPI_CS_B signal
600
ns
tSET
Data setup time for SPI_MOSI signal
10
ns
tHOLD
Data hold time for SPI_MOSI signal
10
ns
tDDLY
Setup time for SPI_MISO signal (transition
out of high-z state)
50
ns
Table 13.  Secondary timing values
FXLS8971CF
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 2.1 — 7 March 2024
21 / 100



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com