FXLS8971CF datasheet(64/100 Pages) NXP

64 / 100 page

NXP Semiconductors

FXLS8971CF

3-Axis Low-g Accelerometer

Field

Description

BAFRO

Back or front orientation

0: Front: The device is in the front-facing orientation.

1: Back: The device is in the back-facing orientation.

Note: The BAFRO bit continues to update with orientation changes even after the NEW_ORIENT

flag is set.

Table 83. ORIENT_STATUS register (address 28h) bit description...continued

Notes:

• The BAFRO and LAPO fields are reset to 0 after a POR or soft reset event. These bits are also automatically

cleared after a transition from STANDBY to ACTIVE or STANDBY to EXT_TRIG modes.

• The current orientation is locked if the absolute value of the acceleration experienced on any of the three axes

is greater than 1.25 g.

15.4.2 ORIENT_CONFIG register (address 29h)

This register is used to enable the orientation detection function and set the behavior of the orientation transition

debounce counter.

Bit

Name

ORIENT_

DBCNTM

ORIENT_

ENABLE

—

Reset

Access

R/W

Table 84. ORIENT_CONFIG register (address 29h) bit allocation

Field

Description

ORIENT_DBCNTM

Orientation debounce counter mode selection

0: Orientation debounce counter is decremented whenever the current orientation is different than the

previous one.

1: Orientation debounce counter is cleared whenever the current orientation is different than the

previous one.

ORIENT_ENABLE

Orientation detection function enable

0 (default): Orientation detection function is disabled.

1: Orientation detection function is enabled.

Table 85. ORIENT_CONFIG register (address 29h) bit description

15.4.3 ORIENT_DBCOUNT register (address 2Ah)

The

ORIENT_DBCOUNT register sets the debounce count used for validating an orientation state change.

The selected ODR in LPM and HPM modes, and the effective ODR when operating in FPM determine the

debounce counter period. Calculate the minimum debounce latency time by ODR–1 *

ORIENT_DBCOUNT[7:0].

For example, with an ODR of 100 Hz and debounce count value of 10, the new orientation must be maintained

for 100 ms before it is recognized as a valid orientation and

ORIENT_STATUS[NEW_ORIENT] is asserted. A

transition from Standby to Active, a transition from Active to Standby, or a change in the auto-WAKE/SLEEP

mode resets the internal orientation debounce counter.

FXLS8971CF

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.1 — 7 March 2024

64 / 100

FXLS8971CF 数据表(PDF) 64 Page - NXP Semiconductors

FXLS8971CF 数据表(HTML) 64 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载