数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

FXLS8971CF 数据表(PDF) 77 Page - NXP Semiconductors

部件名 FXLS8971CF
功能描述  3-Axis Low-g Accelerometer
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

FXLS8971CF 数据表(HTML) 77 Page - NXP Semiconductors

Back Button FXLS8971CF Datasheet HTML 73Page - NXP Semiconductors FXLS8971CF Datasheet HTML 74Page - NXP Semiconductors FXLS8971CF Datasheet HTML 75Page - NXP Semiconductors FXLS8971CF Datasheet HTML 76Page - NXP Semiconductors FXLS8971CF Datasheet HTML 77Page - NXP Semiconductors FXLS8971CF Datasheet HTML 78Page - NXP Semiconductors FXLS8971CF Datasheet HTML 79Page - NXP Semiconductors FXLS8971CF Datasheet HTML 80Page - NXP Semiconductors FXLS8971CF Datasheet HTML 81Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 100 page
background image
NXP Semiconductors
FXLS8971CF
3-Axis Low-g Accelerometer
Bit
7
6
5
4
3
2
1
0
Name
—
—
—
—
SDCD_UTHS[11:8]
Reset (BT_MODE = GND)
0
0
0
0
0
0
0
0
Reset (BT_MODE = VDD)
0
0
0
0
0
0
0
0
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 114. SDCD_UTHS_MSB register (address 36h) bit allocation
Field
Description
3 to 0
SDCD_UTHS[11:8]
MSB (nibble) of the signed 12-bit 2's complement upper-threshold value
Table 115. SDCD_UTHS_MSB register (address 36h) bit description
15.6 Self-test configuration registers
15.6.1 SELF_TEST_CONFIG1 register (address 37h)
Bit
7
6
5
4
3
2
1
0
Name
—
—
—
ST_IDLE[4:0]
Reset
0
0
0
0
0
0
0
0
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 116. SELF_TEST_CONFIG1 register (address 37h) bit allocation
Field
Description
4 to 0
ST_IDLE
Self-Test Idle phase duration:
The value contained in ST_IDLE determines the Self-Test Idle phase duration per Equation 3.
(3)
Table 117. SELF_TEST_CONFIG1 register (address 37h) bit description
15.6.2 SELF_TEST_CONFIG2 register (address 38h)
Bit
7
6
5
4
3
2
1
0
Name
—
—
—
—
ST_DEC[3:0]
Reset
0
0
0
0
0
0
0
0
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 118. SELF_TEST_CONFIG2 register (address 38h) bit allocation
Field
Description
3 to 0
Self-Test measurement phase decimation factor
Table 119. SELF_TEST_CONFIG2 register (address 38h) bit description
FXLS8971CF
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 2.1 — 7 March 2024
77 / 100



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com