FXLS8971CF datasheet(59/100 Pages) NXP

59 / 100 page

NXP Semiconductors

FXLS8971CF

3-Axis Low-g Accelerometer

Field

Description

SDCD_OT_INT2

SDCD outside of thresholds event interrupt routing

0: If SDCD outside of thresholds event interrupt routing is enabled, the interrupt signal is routed to

INT1 pin.

1: If SDCD outside of thresholds event interrupt routing is enabled, the interrupt signal is routed to

INT2 pin.

SDCD_WT_INT2

SDCD within thresholds event interrupt routing

0: If SDCD within thresholds event interrupt routing is enabled, the interrupt signal is routed to INT1

pin.

1: If SDCD within thresholds event interrupt routing is enabled, the interrupt signal is routed to INT2

pin.

ORIENT_INT2

ORIENT event interrupt routing

0: If ORIENT event interrupt routing is enabled, the interrupt signal is routed to INT1 pin.

1: If ORIENT event interrupt routing is enabled, the interrupt signal is routed to INT2 pin.

ASLP_INT2

Auto-WAKE/SLEEP event interrupt routing

0: If Auto-WAKE/SLEEP event interrupt routing is enabled, the interrupt signal is routed to INT1 pin.

1: If Auto-WAKE/SLEEP event interrupt routing is enabled, the interrupt signal is routed to INT2 pin.

BOOT_INT2

BOOT event interrupt routing

If a user operation sets BOOT_INT2 before issuing a soft reset command, the setting is maintained

through the reset sequence (the setting is lost if VDD supply is removed).

0: If BOOT event interrupt routing is enabled, the interrupt signal is routed to INT1 pin.

1: If BOOT event interrupt routing is enabled, the interrupt signal is routed to INT2 pin.

Note: When BT_MODE = VDD, this bit is ignored; the BOOT interrupt is internally mapped to the

INT2/BOOT_OUT pin (fixed setting).

WAKE_OUT_INT2

WAKE power state interrupt routing

0: If WAKE power state interrupt routing is enabled, the WAKE power state output is routed to INT1

pin.

1: If WAKE power state interrupt routing is enabled, the WAKE power state output is routed to INT2

pin.

Table 74. INT_PIN_SEL register (address 21h) bit description...continued

15.3.13 OFF_X, OFF_Y, OFF_Z registers (addresses 22h to 24h)

Registers 22h to 24h (OFF_X/Y/Z) can be used to realign the zero-g position of the X-, Y-, and Z-axes after

PCB assembly. The registers are 8 bit, 2's complement providing an offset adjustment range of –128 to 127.

Equation 2 determines the effective offset value in mg, set by each of the OFF_X/Y/Z registers. The equation is

an X-axis example, with the other axes offsets set in an identical manner.

(2)

For example, writing the value +16 (10h) into the OFF_X register in the ±4 g FSR results in an effective X-axis

offset of 16 LSB * 2 * 1.95 mg/LSB = 62.4 mg.

FXLS8971CF

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.1 — 7 March 2024

59 / 100

FXLS8971CF 数据表(PDF) 59 Page - NXP Semiconductors

FXLS8971CF 数据表(HTML) 59 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载

链接网址

FXLS8971CF 数据表(PDF) 59 Page - NXP Semiconductors

FXLS8971CF 数据表(HTML) 59 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表 下载

链接网址

数据表下载