FXLS8971CF datasheet(32/100 Pages) NXP

32 / 100 page

NXP Semiconductors

FXLS8971CF

3-Axis Low-g Accelerometer

Auto-increment Address

Name

Type

Address

F_READ = 0

F_READ = 1

Default

Values

BT_MODE =

GND/[VDD]

Comment

SLEEP_IDLE_LSB [1] [5]

R/W

1Ch

1Dh

00h

LSB of 12-bit user programmable SLEEP mode idle

time - sleep_idle[7:0]

SLEEP_IDLE_MSB [1] [5]

R/W

1Dh

1Eh

00h

MSB of 12-bit user programmable SLEEP mode idle

time - sleep_idle[11:8]

ASLP_COUNT_LSB [1] [5]

R/W

1Eh

1Fh

00h

LSB of inactivity time-out count value used for

transitioning into Auto-SLEEP mode: aslp_

count[7:0]. In order to enable the Auto-WAKE/SLEEP

feature, the value written to this register must be ≥ 1.

ASLP_COUNT_MSB [1] [5]

R/W

1Fh

20h

00h

MSB of inactivity time-out count value used

for transitioning into Auto-SLEEP mode: aslp_

count[11:8]

INT_EN [1] [5]

R/W

20h

21h

00h/[20h]

Interrupt output enable register

INT_PIN_SEL [1] [5]

R/W

21h

22h

00h

Interrupt output routing register (INT1, INT2 pins)

Zero-g offset compensation registers

OFF_X [1] [5]

R/W

22h

23h

00h

X-Axis acceleration zero-g offset: x_off[7:0]

OFF_Y [1] [5]

R/W

23h

24h

00h

Y-Axis acceleration zero-g offset: y_off[7:0]

OFF_Z [1] [5]

R/W

24h

25h

00h

Z-Axis acceleration zero-g offset: z_off[7:0]

Output Buffer Configuration

RESERVED_REG2

—

25h

26h

00h

Factory reserved register address 2

BUF_CONFIG1 [1] [5]

R/W

26h

27h

00h

Output data buffer operating mode, trigger source

selection, and data collection mode.

BUF_CONFIG2 [1] [5]

R/W

27h

28h

00h

Output data buffer flush, gate control, and watermark

level (buf_wmrk[5:0]).

*The BUF_FLUSH bit may be set at any time in

either STANDBY, ACTIVE, OR EXT_TRIG modes.

Orientation detection function configuration and status

ORIENT_STATUS [1] [2]

28h

29h

00h

Orientation event status

ORIENT_CONFIG [1] [5]

R/W

29h

2Ah

80h

Orientation detection function configuration.

ORIENT_DBCOUNT [1] [5]

R/W

2Ah

2Bh

00h

Orientation detection change debounce counter

ORIENT_BF_ZCOMP [1] [5]

R/W

2Bh

2Ch

44h

Back/Front orientation state change threshold angle.

ORIENT_THS_REG [1] [5]

R/W

2Ch

2Dh

84h

Orientation detection state change threshold angle

(Portrait/Landscape) and hysteresis settings.

Sensor data change detection function configuration and status

SDCD_INT_SRC1 [1] [2]

2Dh

2Eh

00h

Sensor Data Change Detection function outside-of-

thresholds event flags source register.

SDCD_INT_SRC2 [1] [2]

2Eh

2Fh

00h

Sensor Data Change Detection function within

thresholds event flags source register.

SDCD_CONFIG1 [1] [5]

R/W

2Fh

30h

00h/[38h]

Sensor Data Change Detection function

configuration register 1 – Enables event latch and

individual axis bits for OT and WT logic function

functions.

SDCD_CONFIG2 [1] [5]

R/W

30h

31h

00h/[D8h]

Sensor Data Change Detection function

configuration register 2 – SDCD function enable,

reference values initialization, and update behavior,

relative/absolute operating mode selection,

debounce counter behavior.

Note: Only the REF_UPD bit may be set in Active

mode.

SDCD_OT_DBCNT [1] [5]

R/W

31h

32h

00h/[00h]

Sensor Data Change Detection outside of thresholds

condition debounce count value sdcd_ot_dbcnt[7:0]

SDCD_WT_DBCNT [1] [5]

R/W

32h

33h

00h/[00h]

Sensor Data Change Detection within thresholds

condition debounce count value – sdcd_wt_

dbcnt[7:0]

Table 20. Register address map...continued

FXLS8971CF

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.1 — 7 March 2024

32 / 100

FXLS8971CF 数据表(PDF) 32 Page - NXP Semiconductors

FXLS8971CF 数据表(HTML) 32 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载