 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TMP86FS49AIUG 数据表(PDF) 187 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP86FS49AIUG 数据表(HTML) 187 Page - Toshiba Semiconductor |
|
|
187 / 296 page  Page 171 TMP86FS49AIUG Figure 14-12 Example of Receive Error Processing Note: If receive error is not corrected, an interrupt request does not generate after the error occurs. 14.3.3.3 Transmit/receive mode The transmit/receive mode are selected by writing “10” to SIO1CR<SIOM>. (1) Starting the transmit/receive operation Transmit/receive mode is selected by writing “10B” to SIO1CR<SIOM>. Serial clock is selected by using SIO1CR<SCK>. Transfer direction is selected by using SIO1CR<SIODIR>. When a transmit data is written to the transmit buffer register (SIO1TDB), SIO1SR<TXF> is cleared to “0”. After SIO1CR<SIOS> is set to “1”, SIO1SR<SIOF> is set synchronously to the falling edge of SCK1 pin. The data is transferred sequentially starting from SO1 pin with the direction of the bit specified by SIO1CR<SIODIR>, synchronizing with the SCK1 pin's falling edge. And receiving operation also starts with the direction of the bit specified by SIO1CR<SIODIR>, synchronizing with the SCK1 pin's rising edge. SIO1SR<SEF> is kept in high level between the first clock falling edge of SCK1 pin and eighth clock falling edge. SIO1SR<TXF> is set to “1” at the rising edge of SCK1 pin after the data written to the SIO1TDB is transferred to shift register. When 8-bit data has been received, the received data is transferred to SIO1RDB from shift register, then the INTSIO1 interrupt request occurs, synchronizing with setting SIO1SR<RXF> to “1”. Note 1: In internal clock operation, when the SIO1CR<SIOS> is set to "1", SIO1TDB is transferred to shift register after maximum 1-cycle of serial clock frequency, then a serial clock is output from SCK1 pin. Note 2: In external clock operation, when the falling edge is input from SCK1 pin after SIO1CR<SIOS> is set to "1", SIO1TDB is transferred to shift register immediately. When the rising edge is input from SCK1 pin, receive operation also starts. Reading received data B Reading received data A B A7 A6 A A5 A4 A3 A2 A1 A0 B7 B6 B5 B4 B3 B2 B1 B0 C7 C6 C5 C4 C3 C2 C1 C0 Start shift operation Start shift operation Start shift operation Write a "0" after reading the received data when a receive error occurs. SIO1CR<SIOS> SIO1SR<SEF> SCK1 pin SIO1SR<RXERR> INTSIO1 interrupt request SIO1RDB SI1 pin SIO1SR<SIOF> SIO1SR<RXF> |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
