 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TMP86FS49AIUG 数据表(PDF) 215 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP86FS49AIUG 数据表(HTML) 215 Page - Toshiba Semiconductor |
|
|
215 / 296 page  Page 199 TMP86FS49AIUG 16.5.1 Acknowledgement mode specification 16.5.1.1 Acknowledgment mode (ACK = “1”) To set the device as an acknowledgment mode, the ACK (Bit4 in SBICRA) should be set to “1”. When a serial bus interface circuit is a master mode, an additional clock pulse is generated for an acknowledge signal. In a slave mode, a clock is counted for the acknowledge signal. In the master transmitter mode, the SDA pin is released in order to receive an acknowledge signal from the receiver during additional clock pulse cycle. In the master receiver mode, the SDA pin is set to low level generation an acknowledge signal during additional clock pulse cycle. In a slave mode, when a received slave address matches to a slave address which is set to the I2CAR or when a “GENERAL CALL” is received, the SDA pin is set to low level generating an acknowledge sig- nal. After the matching of slave address or the detection of “GENERAL CALL”, in the transmitter, the SDA pin is released in order to receive an acknowledge signal from the receiver during additional clock pulse cycle. In a receiver, the SDA pin is set to low level generation an acknowledge signal during addi- tional clock pulse cycle after the matching of slave address or the detection of “GENERAL CALL” The Table 16-1 shows the SCL and SDA pins status in acknowledgment mode. 16.5.1.2 Non-acknowledgment mode (ACK = “0”) To set the device as a non-acknowledgement mode, the ACK (Bit4 in SBICRA) should be cleared to “0”. MST Master/slave selection status monitor 0: Slave Read only 1: Master TRX Transmitter/receiver selection status monitor 0: Receiver 1: Transmitter BB Bus status monitor 0: Bus free 1: Bus busy PIN Interrupt service requests sta- tus monitor 0: Requesting interrupt service 1: Releasing interrupt service request AL Arbitration lost detection monitor 0: – 1: Arbitration lost detected AAS Slave address match detection monitor 0: - 1: Detect slave address match or "GENERAL CALL" AD0 "GENERAL CALL" detection monitor 0: - 1: Detect "GENERAL CALL" LRB Last received bit monitor 0: Last receive bit is "0" 1: Last receiv bit is "1" Table 16-1 SCL and SDA Pins Status in Acknowledgement Mode Mode Pin Transmitter Receiver Master SCL An additional clock pulse is generated. SDA Released in order to receive an acknowledge signal. Set to low level generating an acknowledge signal Slave SCL A clock is counted for the acknowledge signal. SDA When slave address matches or a general call is detected – Set to low level generating an acknowledge signal. After matching of slave address or general call Released in order to receive an acknowledge signal. Set to low level generating an acknowledge signal. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
