数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMP86FS49AIUG 数据表(PDF) 216 Page - Toshiba Semiconductor

部件名 TMP86FS49AIUG
功能描述  8 Bit Microcontroller
PDF  296 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TOSHIBA [Toshiba Semiconductor]
网页  http://www.semicon.toshiba.co.jp/eng
标志 TOSHIBA - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 216 Page - Toshiba Semiconductor

Back Button TMP86FS49AIUG Datasheet HTML 212Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 213Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 214Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 215Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 216Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 217Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 218Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 219Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 220Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 216 / 296 page
background image
Page 200
16. Serial Bus Interface(I2C Bus) Ver.-D (SBI)
16.5 I2C Bus Control
TMP86FS49AIUG
In the master mode, a clock pulse for an acknowledge signal is not generated.
In the slave mode, a clock for a acknowledge signal is not counted.
16.5.2 Number of transfer bits
The BC (Bits7 to 5 in SBICRA) is used to select a number of bits for next transmitting and receiving data.
Since the BC is cleared to “000” by a start condition, a slave address and direction bit transmissions are
always executed in 8 bits. Other than these, the BC retains a specified value.
16.5.3 Serial clock
16.5.3.1 Clock source
The SCK (Bits2 to 0 in SBICRA) is used to select a maximum transfer frequency output from the SCL
pin in the master mode.
Four or more machine cycles are required for both high and low levels of pulse width in the external
clock which is input from SCL pin.
Note: Since the serial bus interface can not be used as the fast mode and the high-speed mode, do not set
SCK as the frequency that is over 100 kHz.
Figure 16-3 Clock Source
16.5.3.2 Clock synchronization
In the I2C bus, in order to drive a bus with a wired AND, a master device which pulls down a clock
pulse to low will, in the first place, invalidate a clock pulse of another master device which generates a
high-level clock pulse.
1/fscl
tLOW
tHIGH
tLOW = 2 /fc
tHIGH = 2 /fc + 8/fc
fscl = 1/(tLOW + tHIGH)
n
n
tSCKL tSCKH
tSCKL, tSCKH > 4 tcyc
Note 1: fc = High-frequency clock
Note 2: tcyc = 4/fc (in NORMAL mode, IDLE mode)
000
001
010
011
100
101
110
n
4
5
6
7
8
9
10
SCK (Bits2 to 0 in the SBICRA)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com