数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMP86FS49AIUG 数据表(PDF) 220 Page - Toshiba Semiconductor

部件名 TMP86FS49AIUG
功能描述  8 Bit Microcontroller
PDF  296 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TOSHIBA [Toshiba Semiconductor]
网页  http://www.semicon.toshiba.co.jp/eng
标志 TOSHIBA - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 220 Page - Toshiba Semiconductor

Back Button TMP86FS49AIUG Datasheet HTML 216Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 217Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 218Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 219Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 220Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 221Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 222Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 223Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 224Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 220 / 296 page
background image
Page 204
16. Serial Bus Interface(I2C Bus) Ver.-D (SBI)
16.5 I2C Bus Control
TMP86FS49AIUG
When the AL is set to “1”, the MST and TRX are cleared to “0” and the mode is switched to a slave receiver
mode. Thus, the serial bus interface circuit stops output of clock pulses during data transfer after the AL is set
to “1”.
The AL is cleared to “0” by writing data to the SBIDBR, reading data from the SBIDBR or writing data to
the SBICRB.
Figure 16-8 Example of when a Serial Bus Interface Circuit is a Master B
16.5.11Slave address match detection monitor
In the slave mode, the AAS (Bit2 in SBISRB) is set to “1” when the received data is “GENERAL CALL” or
the received data matches the slave address setting by I2CAR with an address recognition mode (ALS = 0).
When a serial bus interface circuit operates in the free data format (ALS = 1), the AAS is set to “1” after
receiving the first 1-word of data.
The AAS is cleared to “0” by writing data to the SBIDBR or reading data from the SBIDBR.
16.5.12GENERAL CALL detection monitor
The AD0 (Bit1 in SBISRB) is set to “1” when all 8-bit received data is “0” immediately after a start condi-
tion in a slave mode. The AD0 is cleared to “0” when a start or stop condition is detected on a bus.
16.5.13Last received bit monitor
The SDA line value stored at the rising edge of the SCL line is set to the LRB (Bit0 in SBISRB). In the
acknowledge mode, immediately after an INTSBI interrupt request is generated, an acknowledge signal is read
by reading the contents of the LRB.
SCL pin
SDA pin
SCL pin
SDA pin
AL
MST
TRX
D7A
D6A
D5A D4A
D7B
D6B
D3A D2A D1A
D6A’
D7A’
D5A’
D0A
1
2
3
4
1
2
3
4
5
6
7
8
9
1
2
3
Master A
Master B
Stop clock output
Releasing SDA pin and SCL pin to high level as losing arbitration.
5678
9
Accessed to SBIDBR or SBICRB
INTSBI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com