TMP86FS49AIUG datasheet(217/296 Pages) TOSHIBA

217 / 296 page

Page 201

TMP86FS49AIUG

The serial bus interface circuit has a clock synchronization function. This function ensures normal

transfer even if there are two or more masters on the same bus.

The example explains clock synchronization procedures when two masters simultaneously exist on a

bus.

Figure 16-4 Clock Synchronization

As Master 1 pulls down the SCL pin to the low level at point “a”, the SCL line of the bus becomes the

low level. After detecting this situation, Master 2 resets counting a clock pulse in the high level and sets

the SCL pin to the low level.

Master 1 finishes counting a clock pulse in the low level at point “b” and sets the SCL pin to the high

level. Since Master 2 holds the SCL line of the bus at the low level, Master 1 waits for counting a clock

pulse in the high level. After Master 2 sets a clock pulse to the high level at point “c” and detects the SCL

line of the bus at the high level, Master 1 starts counting a clock pulse in the high level. Then, the master,

which has finished the counting a clock pulse in the high level, pulls down the SCL pin to the low level.

The clock pulse on the bus is determined by the master device with the shortest high-level period and

the master device with the longest low-level period from among those master devices connected to the

bus.

16.5.4 Slave address and address recognition mode specification

When the serial bus interface circuit is used with an addressing format to recognize the slave address, clear

the ALS (Bit0 in I2CAR) to “0”, and set the SA (Bits7 to 1 in I2CAR) to the slave address.

When the serial bus interface circuit is used with a free data format not to recognize the slave address, set the

ALS to “1”. With a free data format, the slave address and the direction bit are not recognized, and they are

processed as data from immediately after start condition.

16.5.5 Master/slave selection

To set a master device, the MST (Bit7 in SBICRB) should be set to “1”. To set a slave device, the MST

should be cleared to “0”.

When a stop condition on the bus or an arbitration lost is detected, the MST is cleared to “0” by the hard-

ware.

16.5.6 Transmitter/receiver selection

To set the device as a transmitter, the TRX (Bit6 in SBICRB) should be set to "1". To set the device as a

receiver, the TRX should be cleared to “0”. When data with an addressing format is transferred in the slave

mode, the TRX is set to "1" by a hardware if the direction bit (R/W) sent from the master device is “1”, and is

cleared to “0” by a hardware if the bit is “0”. In the master mode, after an acknowledge signal is returned from

the slave device, the TRX is cleared to “0” by a hardware if a transmitted direction bit is “1”, and is set to "1"

by a hardware if it is “0”. When an acknowledge signal is not returned, the current condition is maintained.

Count start

SCL pin (Master 1)

SCL pin (Master 2)

SCL (Bus)

Count restart

Wait

Count reset

TMP86FS49AIUG 数据表(PDF) 217 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 217 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载