数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HD64F2149YV 数据表(PDF) 137 Page - Renesas Technology Corp

部件名 HD64F2149YV
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 137 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 133Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 134Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 135Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 136Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 137Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 138Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 139Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 140Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 141Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 1075 page
background image
Section 5 Interrupt Controller
Rev. 3.00 Jan 18, 2006 page 109 of 1044
REJ09B0280-0300
Bits 7 to 0—IRQ7 to IRQ0 Flags (IRQ7F to IRQ0F): These bits indicate the status of IRQ7 to
IRQ0 interrupt requests.
Bit n
IRQnF
Description
0
[Clearing conditions]
(Initial value)
• Cleared by reading IRQnF when set to 1, then writing 0 in IRQnF
• When interrupt exception handling is executed while low-level detection is set
(IRQnSCB = IRQnSCA = 0) and
IRQn input is high*
• When IRQn interrupt exception handling is executed while falling, rising, or both-edge
detection is set (IRQnSCB = 1 or IRQnSCA = 1)*
1
[Setting conditions]
• When IRQn input goes low when low-level detection is set (IRQnSCB = IRQnSCA =
0)
• When a falling edge occurs in IRQn input while falling edge detection is set
(IRQnSCB = 0, IRQnSCA = 1)
• When a rising edge occurs in IRQn input while rising edge detection is set
(IRQnSCB = 1, IRQnSCA = 0)
• When a falling or rising edge occurs in IRQn input while both-edge detection is set
(IRQnSCB = IRQnSCA = 1)
(n = 7 to 0)
Note:
*
When a product, in which a DTC is incorporated, is used in the following settings, the
corresponding flag bit is not automatically cleared even when exception handing, which
is a clear condition, is executed and the bit is held at 1.
(1)
When DTCEA3 is set to 1(ADI is set to an interrupt source), of IRQ4F flag is not
automatically cleared.
(2)
When DTCEA2 is set to 1(ICIA is set to an interrupt source), clearing of IRQ5F flag
is not automatically cleared.
(3)
When DTCEA1 is set to 1(ICIB is set to an interrupt source), clearing of IRQ6F flag
is not automatically cleared.
(4)
When DTCEA0 is set to 1(OCIA is set to an interrupt source), clearing of IRQ7F
flag is not automatically cleared.
When activation interrupt sources of DTC and IRQ interrupts are used with the above
combinations, clear the interrupt flag by software in the interrupt handling routine of the
corresponding IRQ.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com