| 数据搜索系统,热门电子元器件搜索 |
|
HD64F2149YV 数据表(PDF) 134 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F2149YV 数据表(HTML) 134 Page - Renesas Technology Corp |
|
134 / 1075 page ![]() Section 5 Interrupt Controller Rev. 3.00 Jan 18, 2006 page 106 of 1044 REJ09B0280-0300 5.2.2 Interrupt Control Registers A to C (ICRA to ICRC) 7 ICR7 0 R/W 6 ICR6 0 R/W 5 ICR5 0 R/W 4 ICR4 0 R/W 3 ICR3 0 R/W 0 ICR0 0 R/W 2 ICR2 0 R/W 1 ICR1 0 R/W Bit Initial value Read/Write The ICR registers are three 8-bit readable/writable registers that set the interrupt control level for interrupts other than NMI and address break. The correspondence between ICR settings and interrupt sources is shown in table 5.3. The ICR registers are initialized to H'00 by a reset and in hardware standby mode. Bit n—Interrupt Control Level (ICRn): Sets the control level for the corresponding interrupt source. Bit n ICRn Description 0 Corresponding interrupt source is control level 0 (non-priority) (Initial value) 1 Corresponding interrupt source is control level 1 (priority) (n = 7 to 0) Table 5.3 Correspondence between Interrupt Sources and ICR Settings Bits Register 765 432 10 ICRA IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 DTC Watchdog timer 0 Watchdog timer 1 ICRB A/D converter Free- running timer — — 8-bit timer channel 0 8-bit timer channel 1 8-bit timer channels X, Y HIF:XBS Keyboard buffer controller ICRC SCI channel 0 SCI channel 1 SCI channel 2 IIC channel 0 IIC channel 1 — HIF:LPC — |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |