数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HD64F2149YV 数据表(PDF) 272 Page - Renesas Technology Corp

部件名 HD64F2149YV
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 272 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 268Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 269Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 270Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 271Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 272Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 273Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 274Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 275Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 276Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 272 / 1075 page
background image
Section 8 I/O Ports
Rev. 3.00 Jan 18, 2006 page 244 of 1044
REJ09B0280-0300
8.10.2
Register Configuration
Table 8.18 summarizes the port 9 registers.
Table 8.18
Port 9 Registers
Name
Abbreviation
R/W
Initial Value
Address*
1
Port 9 data direction register
P9DDR
W
H'40/H'00*
2
H'FFC0
Port 9 data register
P9DR
R/W
H'00
H'FFC1
Notes: 1. Lower 16 bits of the address.
2. Initial value depends on the mode.
Port 9 Data Direction Register (P9DDR)
Bit
765
432
10
P97DDR P96DDR P95DDR P94DDR P93DDR P92DDR P91DDR P90DDR
Mode 1
Initial value
010
000
00
Read/Write
W
W
W
W
W
W
W
W
Modes 2 and 3
Initial value
000
000
00
Read/Write
W
W
W
W
W
W
W
W
P9DDR is an 8-bit write-only register, the individual bits of which specify input or output for the
pins of port 9. P9DDR cannot be read; if it is, an undefined value will be returned.
P9DDR is initialized to H'40 (mode 1) or H'00 (modes 2 and 3) by a reset and in hardware standby
mode. It retains its prior state in software standby mode.
• Mode 1, modes 2 and 3 (EXPE = 1)
Pin P97 functions as a bus control input (
WAIT), the IIC0 I/O pin (SDA0), or an I/O port,
according to the wait mode setting. When P97 functions as an I/O port, it becomes an output
port when P97DDR is set to 1, and an input port when P97DDR is cleared to 0.
Pin P96 functions as the
φ output pin when P96DDR is set to 1, and as the subclock input
(EXCL) or an input port when P96DDR is cleared to 0.
Pins P95 to P93 automatically become bus control outputs (
AS/IOS, HWR, RD), regardless of
the input/output direction indicated by P95DDR to P93DDR.
Pins P92 and P91 become output ports when P92DDR and P91DDR are set to 1, and input
ports when P92DDR and P91DDR are cleared to 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com