AD9520-5SLASHPCBZ datasheet(45/80 Pages) AD

45 / 80 page

AD9520-5

Rev. 0 | Page 45 of 80

When the AD9520 is in a PD power-down, the chip is in the

following state:

•

The PLL is off (asynchronous power-down).

•

The CLK input buffer is off, but the CLK input dc bias

circuit is on.

•

In differential mode, the reference input buffer is off, but

the dc bias circuit is still on.

•

In singled-ended mode, the reference input buffer is off,

and the dc bias circuit is off.

•

All dividers are off.

•

All CMOS outputs are tristated.

•

All LVPECL outputs are in safe off mode.

•

The serial control port is active, and the chip responds to

commands.

PLL Power-Down

The PLL section of the AD9520 can be selectively powered

down. There are two PLL power-down modes set by

In asynchronous power-down mode, the device powers down as

soon as the registers are updated. In synchronous power-down

mode, the PLL power-down is gated by the charge pump to

prevent unwanted frequency jumps. The device goes into power-

down on the occurrence of the next charge pump event after the

registers are updated.

Distribution Power-Down

The distribution section can be powered down by writing

0x230[1] = 1b, which turns off the bias to the distribution

section. If the LVPECL power-down mode is normal operation

(0b), it is possible for a low impedance load on that LVPECL

output to draw significant current during this power-down. If

the LVPECL power-down mode is set to 1b, the LVPECL output

is not protected from reverse bias and can be damaged under

certain termination conditions.

Individual Clock Output Power-Down

Any of the clock distribution outputs can be powered down

into safe power-down mode by individually writing to the

appropriate registers. The register map details the individual

power-down settings for each output. These settings are found

in Register 0x0F0[0] to Register 0x0FB[0].

Individual Clock Channel Power-Down

Any of the clock distribution channels can be powered down

individually by writing to the appropriate registers. Powering

down a clock channel is similar to powering down an individual

driver, but it saves more power because the dividers are also

powered down. Powering down a clock channel also automatically

powers down the drivers connected to it. The register map

details the individual power-down settings for each output

channel. These settings are found in 0x192[2], 0x195[2],

0x198[2], and 0x19B[2].

AD9520-5/PCBZ 数据表(PDF) 45 Page - Analog Devices

AD9520-5/PCBZ 数据表(HTML) 45 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载