AD9520-5SLASHPCBZ datasheet(61/80 Pages) AD

61 / 80 page

AD9520-5

Rev. 0 | Page 61 of 80

Table 45 through Table 55 provide a detailed description of each of the control register functions. The registers are listed by hexadecimal

address. Reference to a specific bit or range of bits within a register is indicated by squared brackets. For example, [3] refers to Bit 3 and

[5:2] refers to the range of bits from Bit 5 through Bit 2.

Table 45. SPI Mode Serial Port Configuration

Reg Addr (Hex)

Bit(s)

Name

Description

000

[7]

SDO active

Selects unidirectional or bidirectional data transfer mode.

[7] = 0; SDIO pin used for write and read; SDO is high impedance (default).

[7] = 1; SDO used for read; SDIO used for write; unidirectional mode.

000

[6]

LSB first/addr incr

SPI MSB or LSB data orientation. (This register is ignored in I2C mode.)

[6] = 0; data-oriented MSB first; addressing decrements (default).

[6] = 1; data-oriented LSB first; addressing increments.

000

[5]

Soft reset

Soft reset.

[5] = 1 (self-clearing). Soft reset; restores default values to internal registers.

000

[4]

Unused

000

[3:0]

Mirror[7:4]

Bits[3:0] should always mirror Bits[7:4] so that it does not matter whether the part

is in MSB or LSB first mode (see Register 0x000[6]). Set bits as follows:

[0] = [7]

[1] = [6]

[2] = [5]

[3] = [4]

004

[0]

Readback active registers

Select register bank used for a readback.

[0] = 0; read back buffer registers (default).

[0] = 1; read back active registers.

Table 46. I2C Mode Serial Port Configuration

Reg Addr (Hex)

Bit(s)

Name

Description

000

[7:6]

Unused

000

[5]

Soft reset

Soft reset.

[5] = 1 (self-clearing). Soft reset; restores default values to internal registers.

000

[4]

Unused

000

[3:0]

Mirror[7:4]

Bits[3:0] should always mirror Bits[7:4] so that it does not matter whether the part is

in MSB or LSB first mode (see Register 0x000[6]). Set bits as follows:

[0] = [7]

[1] = [6]

[2] = [5]

[3] = [4]

004

[0]

Readback active registers

Select register bank used for a readback.

[0] = 0; read back buffer registers (default).

[0] = 1; read back active registers.

Table 47. EEPROM ID

Reg Addr (Hex)

Bit(s)

Name

Description

005

[7:0]

EEPROM customer

version ID (LSB)

16-bit EEPROM ID[7:0]. This register, along with 0x006, allows the user to store a

unique ID to identify which version of the AD9520 register settings is stored in the

EEPROM. It does not affect AD9520 operation in any way (default: 0x00).

006

[7:0]

EEPROM customer

version ID (MSB)

16-bit EEPROM ID[15:8]. This register, along with 0x005, allows the user to store a

unique ID to identify which version of the AD9520 register settings is stored in the

EEPROM. It does not affect AD9520 operation in any way (default: 0x00).

AD9520-5/PCBZ 数据表(PDF) 61 Page - Analog Devices

AD9520-5/PCBZ 数据表(HTML) 61 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载

链接网址

AD9520-5/PCBZ 数据表(PDF) 61 Page - Analog Devices

AD9520-5/PCBZ 数据表(HTML) 61 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表 下载

链接网址

数据表下载