数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9520-5/PCBZ 数据表(PDF) 14 Page - Analog Devices

部件名 AD9520-5/PCBZ
功能描述  12 LVPECL/24 CMOS Output Clock Generator
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9520-5/PCBZ 数据表(HTML) 14 Page - Analog Devices

Back Button AD9520-5/PCBZ Datasheet HTML 10Page - Analog Devices AD9520-5/PCBZ Datasheet HTML 11Page - Analog Devices AD9520-5/PCBZ Datasheet HTML 12Page - Analog Devices AD9520-5/PCBZ Datasheet HTML 13Page - Analog Devices AD9520-5/PCBZ Datasheet HTML 14Page - Analog Devices AD9520-5/PCBZ Datasheet HTML 15Page - Analog Devices AD9520-5/PCBZ Datasheet HTML 16Page - Analog Devices AD9520-5/PCBZ Datasheet HTML 17Page - Analog Devices AD9520-5/PCBZ Datasheet HTML 18Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 80 page
background image
AD9520-5
Rev. 0 | Page 14 of 80
PD, SYNC, AND RESET PINS
Table 12.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
INPUT CHARACTERISTICS
Each of these pins has a 30 kΩ internal pull-up resistor
Logic 1 Voltage
2.0
V
Logic 0 Voltage
0.8
V
Logic 1 Current
1
μA
Logic 0 Current
−110
μA
The minus sign indicates that current is flowing out of
the AD9520, which is due to the internal pull-up resistor
Capacitance
2
pF
RESET TIMING
Pulse Width Low
50
ns
RESET Inactive to Start of Register Programming
100
ns
SYNC TIMING
Pulse Width Low
1.3
ns
High speed clock is CLK input signal
SERIAL PORT SETUP PINS: SP1, SP0
Table 13.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SP1, SP0
These pins do not have internal pull-up/pull-down resistors
Logic Level 0
0.25 × VS
V
VS is the voltage on the VS pin
Logic Level ½
0.4 × VS
0.65 × VS
V
User can float these pins to obtain Logic Level ½; if floating this pin, user
should connect a capacitor to ground
Logic Level 1
0.8 × VS
V
LD, STATUS, AND REFMON PINS
Table 14.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
OUTPUT CHARACTERISTICS
When selected as a digital output (CMOS); there are other
modes in which these pins are not CMOS digital outputs;
see Table 48, 0x017, 0x01A, and 0x01B
Output Voltage High, VOH
2.7
V
Output Voltage Low, VOL
0.4
V
MAXIMUM TOGGLE RATE
100
MHz
Applies when mux is set to any divider or counter output
or PFD up/down pulse; also applies in analog lock detect
mode; usually debug mode only; beware that spurs can
couple to output when any of these pins is toggling
ANALOG LOCK DETECT
Capacitance
3
pF
On-chip capacitance; used to calculate RC time constant
for analog lock detect readback; use a pull-up resistor
REF1, REF2, AND CLK FREQUENCY STATUS MONITOR
Normal Range
1.02
MHz
Frequency above which the monitor indicates the
presence of the reference
Extended Range
8
kHz
Frequency above which the monitor indicates the
presence of the reference
LD PIN COMPARATOR
Trip Point
1.6
V
Hysteresis
260
mV



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com