数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9525/PCBZ 数据表(PDF) 33 Page - Analog Devices

部件名 AD9525/PCBZ
功能描述  Low Jitter Clock Generator with Eight LVPECL Outputs
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9525/PCBZ 数据表(HTML) 33 Page - Analog Devices

Back Button AD9525/PCBZ Datasheet HTML 29Page - Analog Devices AD9525/PCBZ Datasheet HTML 30Page - Analog Devices AD9525/PCBZ Datasheet HTML 31Page - Analog Devices AD9525/PCBZ Datasheet HTML 32Page - Analog Devices AD9525/PCBZ Datasheet HTML 33Page - Analog Devices AD9525/PCBZ Datasheet HTML 34Page - Analog Devices AD9525/PCBZ Datasheet HTML 35Page - Analog Devices AD9525/PCBZ Datasheet HTML 36Page - Analog Devices AD9525/PCBZ Datasheet HTML 37Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 48 page
background image
Data Sheet
AD9525
Rev. 0 | Page 33 of 48
REGISTER MAP DESCRIPTIONS
Table 29 through Table 49 provide a detailed description of each of the control register functions. The registers are listed by hexadecimal
address.
Table 29. SPI Mode Serial Port Configuration
Reg.
Addr.
(Hex)
Bits
Bit Name
Description
0x000
7
SDO active
Selects unidirectional or bidirectional data transfer mode.
0: SDIO pin used for write and read; SDO is high impedance (default).
1: SDO used for read; SDIO used for write; unidirectional mode.
6
LSB first/address
increase
SPI MSB or LSB data orientation. (This register is ignored in I2C mode.)
0: data-oriented MSB first; addressing decrements (default).
1: data-oriented LSB first; addressing increments.
5
Soft reset
Soft reset.
1 (self-clearing): soft reset; restores default values to internal registers.
4
Unused
Unused.
[3:0]
Mirror[7:4]
Bits[3:0] should always mirror Bits[7:4] so that it does not matter whether the part is in MSB or LSB first mode
(see Register 0x000[6]). Set bits as follows:
Bit 0 = Bit 7
Bit 1 = Bit 6
Bit 2 = Bit 5
Bit 3 = Bit 4
0x004
0
Read back
active registers
Select register bank used for a readback.
0: reads back buffer registers (default).
1: reads back active registers.
Table 30. PFD Charge Pump
Reg.
Addr.
(Hex)
Bits
Bit Name
Description
0x010
7
PFD polarity
Sets the PFD polarity.
0: Positive (higher control voltage produces higher frequency) (default).
1: Negative (higher control voltage produces lower frequency).
[6:4]
CP current
Charge pump current (with CPRSET = 5.1 kΩ).
Bit 6
Bit 5
Bit 4
ICP (mA)
0
0
0
0.6
0
0
1
1.2
0
1
0
1.8
0
1
1
2.4
1
0
0
3.0
1
0
1
3.6
1
1
0
4.2
1
1
1
4.8 (default)
[3:2]
CP mode
Charge pump operating mode.
Bit 3
Bit 2
Charge Pump Mode
0
0
High impedance state
0
1
Force source current (pump-up)
1
0
Force sink current (pump-down)
1
1
Normal operation (default)
[1:0]
Antibacklash
pulse width
See
Table 7 for the maximum operating frequency for each setting.
Bit 1
Bit 0
Antibacklash Pulse Width Mode (ns)
0
0
2.9 (default)
0
1
1.3
1
0
6.0
1
1
2.9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com