数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD9525/PCBZ 数据表(PDF) 35 Page - Analog Devices

部件名 AD9525/PCBZ
功能描述  Low Jitter Clock Generator with Eight LVPECL Outputs
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9525/PCBZ 数据表(HTML) 35 Page - Analog Devices

Back Button AD9525/PCBZ Datasheet HTML 31Page - Analog Devices AD9525/PCBZ Datasheet HTML 32Page - Analog Devices AD9525/PCBZ Datasheet HTML 33Page - Analog Devices AD9525/PCBZ Datasheet HTML 34Page - Analog Devices AD9525/PCBZ Datasheet HTML 35Page - Analog Devices AD9525/PCBZ Datasheet HTML 36Page - Analog Devices AD9525/PCBZ Datasheet HTML 37Page - Analog Devices AD9525/PCBZ Datasheet HTML 38Page - Analog Devices AD9525/PCBZ Datasheet HTML 39Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 48 page
background image
Data Sheet
AD9525
Rev. 0 | Page 35 of 48
Reg.
Addr.
(Hex)
Bits
Bit Name
Description
2
REFB divider reset
Resets REFB divider.
0: normal (default).
1: holds REFB divider in reset.
1
REFA divider reset
Resets REFA divider.
0: normal (default).
1: holds REFA divider in reset.
0
Reset all dividers
Resets REFA, REFB, B divider (B divider is part of N divider).
0: normal (default).
1: holds REFA, REFB, B divider in reset.
0x016
7
REFC enable
Enables REFC path.
0: disabled (default).
1: enables REFC path.
[6:0]
REFC divider
7-bit REFC divider. Divide-by-1 to divide-by-127.
0000000, 0000001: both divide-by-1 (default: 0x00).
Table 32. Status Pin and Other
Reg.
Addr.
(Hex)
Bits
Bit Name
Description
0x017
7
Charge pump pin
to VDD_CP/2
Sets the charge pump pin to one-half of the VDD_CP supply voltage.
0: charge pump normal operation (default).
1: charge pump pin set to VDD_CP/2.
6
STATUS pin divider
enable
Enables STATUS pin divider.
0: disabled (default).
1: enables divider.
[5:0]
STATUS output
select
Selects the signal that appears at the STATUS pin. Register 0x017[6] must be set to 0 to for any mode
identified as LVL.
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Level or
Dynamic
Signal
Signal at STATUS Pin
0
0
0
0
0
0
LVL
Ground, dc (default).
0
0
0
0
0
1
DYN
N divider output.
0
0
0
0
1
0
LVL
Ground, dc.
0
0
0
0
1
1
LVL
Ground, dc.
0
0
0
1
0
0
LVL
Ground, dc.
0
0
0
1
0
1
DYN
PFD up pulse.
0
0
0
1
1
0
DYN
PFD down pulse.
0
X
X
X
X
X
LVL
Ground (dc); for all other cases of 0XXXXX
not specified.
The selections that follow are the same
as for the REF_MON pin.
1
0
0
0
0
0
LVL
Ground (dc).
1
0
0
0
0
1
DYN
REFA clock.
1
0
0
0
1
0
DYN
REFB clock.
1
0
0
0
1
1
DYN
Selected reference clock to PLL.
1
0
0
1
0
0
DYN
Unselected reference clock to PLL.
1
0
0
1
0
1
LVL
Both REFA and REFB clocks missing
(active high).
1
0
0
1
1
0
LVL
Ground, dc.
1
0
0
1
1
1
LVL
REFA present (active high).
1
0
1
0
0
0
LVL
REFB present (active high).
1
0
1
0
0
1
LVL
(REFA present) AND (REFB present).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com