数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9525/PCBZ 数据表(PDF) 25 Page - Analog Devices

部件名 AD9525/PCBZ
功能描述  Low Jitter Clock Generator with Eight LVPECL Outputs
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9525/PCBZ 数据表(HTML) 25 Page - Analog Devices

Back Button AD9525/PCBZ Datasheet HTML 21Page - Analog Devices AD9525/PCBZ Datasheet HTML 22Page - Analog Devices AD9525/PCBZ Datasheet HTML 23Page - Analog Devices AD9525/PCBZ Datasheet HTML 24Page - Analog Devices AD9525/PCBZ Datasheet HTML 25Page - Analog Devices AD9525/PCBZ Datasheet HTML 26Page - Analog Devices AD9525/PCBZ Datasheet HTML 27Page - Analog Devices AD9525/PCBZ Datasheet HTML 28Page - Analog Devices AD9525/PCBZ Datasheet HTML 29Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 48 page
background image
Data Sheet
AD9525
Rev. 0 | Page 25 of 48
PROGRAM: S DIVIDER,
SYNC MODE
NO
PROGRAM: SYNC
ENABLE
SYNC_OUT
CONTROL
SYNC ENABLE
LOW?
NO
END SYNC
PROCESS
LOCK
DETECT = HIGH
DIGITAL LOCK DETECT
IS USED TO PREVENT
OCCURENCE OF SYNC
IF PLL IS UNLOCKED
ENABLE_ANALOG
YES
SYNC LOW
YES
SYNC HIGH FOR S DIVIDER + 1
REF CLOCK CYCLES
THE ANALOG CLOCK
TO THE DIGITAL STATE
MACHINE IS
DISABLED IF SYNC
IS DISABLED
USER PROGRAMS
REGISTER VALUE
FOR S DIVIDER
AND SYNC MODE
REQUEST SYNC
PROGRAM: IO UPDATE
SYNC ENABLE IS SELF
CLEARING IN SINGLE
SHOT MODE. OTHER
MODES REQUIRE A
SPI WRITE TO DISABLE
SYNC_OUT
Figure 25. SYNC_OUT Flowchart
RESET MODES
The AD9525 has a power-on reset (POR) and several other
ways to apply a reset condition to the chip.
Power-On Reset
During chip power-up, a power-on reset pulse is issued when
VDD reaches ~2.6 V (<2.8 V) and restores the chip to the
default on-chip setting. It takes ~70 ms for the outputs to begin
toggling after the power-on reset pulse signal is internally
generated. The default power-on state of the AD9525 is
configured as a buffer.
Hardware Reset via the RESET Pin
RESET, a hard reset (an asynchronous hard reset is executed by
briefly pulling RESET low), restores the chip to the on-chip
default register settings. It takes ~2 µs for the outputs to begin
toggling after RESET is issued.
Soft Reset via the Serial Port
The serial port control register allows for a soft reset by setting
Bit 2 and Bit 5 in Register 0x000. When Bit 5 and Bit 2 are set,
the chip enters a soft reset mode and restores the chip to the on-
chip setting, except for Register 0x000. Except for the self-clearing
bits, Bit 2 and Bit 5, Register 0x000 retains its previous value
prior to reset. These bits are self-clearing. However, the self-clearing
operation does not complete until an additional serial port SCLK
cycle occurs, and the AD9525 is held in reset until that happens.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com