AD9525SLASHPCBZ datasheet(5/48 Pages) AD

5 / 48 page

Data Sheet

AD9525

Rev. 0 | Page 5 of 48

CLOCK INPUTS

Table 6.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

Input Frequency

3.6

GHz

Frequencies below ~1 MHz should be dc-coupled; be careful to

match self-bias voltage

Input Sensitivity

150

mV p-p

Measured at 3.1 GHz

Input Level

V p-p

Larger voltage swings can turn on the protection diodes and

can degrade jitter performance

Input Common-Mode Voltage, VCM

1.55

1.64

1.74

Self-biased; enables ac coupling

Input Common-Mode Range, VCMR

1.3

1.8

With 200 mV p-p signal applied; dc-coupled

Input Resistance

6.7

7.4

kΩ

Self-biased

Input Capacitance

PLL CHARACTERISTICS

Table 7.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

PHASE/FREQUENCY DETECTOR (PFD)

PFD Input Frequency

125

MHz

Antibacklash pulse width = 1.3 ns, 2.9 ns

MHz

Antibacklash pulse width = 6.0 ns

CHARGE PUMP (CP)

VDD_CP (Pin 13); VCP is the voltage of the charge pump pin

(CP, Pin 14)

ICP Sink/Source

Programmable

High Value

4.5

4.9

5.4

With CPRSET = 5.1 kΩ; higher ICP is possible by changing

CPRSET; VCP = VDD_CP/2 V

Low Value

0.57

0.61

0.67

With CPRSET = 5.1 kΩ; lower ICP is possible by changing

CPRSET, VCP = VDD_CP/2 V

Absolute Accuracy

2.5

VCP = VDD_CP/2 V

CPRSET Range

2.7

kΩ

ICP High Impedance Mode Leakage

3.5

µA

VDD_CP = 5 V

Sink-and-Source Current Matching

0.5 V < VCP < VDD_CP − 0.5 V

ICP vs. VCP

1.5

0.5 V < VCP < VDD_CP − 0.5 V

ICP vs. Temperature

VCP = VDD_CP/2 V

P DIVIDER (PART OF N DIVIDER)

Input Frequency P = 1

1500

MHz

Input Frequency P = 2

3000

MHz

Input Frequency P = 3

3600

MHz

Input Frequency P = 4

3600

MHz

Input Frequency P = 5

3600

MHz

Input Frequency P = 6

3600

MHz

B DIVIDER (PART OF N DIVIDER)

Input Frequency

1500

MHz

B counter input frequency (N Divider input frequency

divided by P)

M DIVIDER

Input Frequency

3600

MHz

NOISE CHARACTERISTICS

In-Band Phase Noise of the Charge Pump/

Phase Frequency Detector (In-Band

Means Within the LBW of the PLL)

PLL in-band phase noise floor is estimated by measuring the

in-band phase noise at the output of the VCO and subtracting

20 log(N) (where N is the value of the N divider)

At 61.44 MHz PFD Frequency

−144

dBc/Hz

At 122.88 MHz PFD Frequency

−141

dBc/Hz

PLL Figure of Merit (FOM)

−222

dBc/Hz

Reference slew rate > 0.25 V/ns; FOM +10 log (fPFD) is an

approximation of the PFD/CP in-band phase noise (in the

flat region) inside the PLL loop bandwidth; when running

closed loop, the phase noise, as observed at the VCO output,

is increased by 20 log(N)

AD9525/PCBZ 数据表(PDF) 5 Page - Analog Devices

AD9525/PCBZ 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载

链接网址

AD9525/PCBZ 数据表(PDF) 5 Page - Analog Devices

AD9525/PCBZ 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表 下载

链接网址

数据表下载