| 数据搜索系统,热门电子元器件搜索 |
|
AD9525/PCBZ 数据表(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9525/PCBZ 数据表(HTML) 4 Page - Analog Devices |
|
4 / 48 page ![]() AD9525 Data Sheet Rev. 0 | Page 4 of 48 Parameter Min Typ Max Unit Test Conditions/Comments POWER DELTAS, INDIVIDUAL FUNCTIONS Power delta when a function is enabled/disabled M Divider On/Off 5 8.7 mW M divider bypassed P Divider On/Off 3 5.7 mW P divider bypassed B Divider On/Off 16 23.1 mW B divider bypassed REFB On 15 25 mW Delta from powering down REFB differential input PLL On/Off 254 300.5 mW PLL off to PLL on, normal operation; no reference enabled One Channel, One Driver 159 184 mW No LVPECL output on to one LVPECL output on at 2949.12 MHz; same output pair One Channel, Two Drivers 288 337 mW No LVPECL output on to two LVPECL outputs on at 2949.12 MHz; same output pair REFA AND REFB INPUT CHARACTERISTICS Table 4. Parameter Min Typ Max Unit Test Conditions/Comments DIFFERENTIAL MODE (REFA, REFA; REFB, REFB) Differential mode (can accommodate single- ended input by ac grounding unused input) Input Frequency 0 500 MHz Frequencies below ~1 MHz should be dc-coupled; be careful to match self-bias voltage Input Sensitivity 200 mV p-p Frequency at 122.88 MHz Self-Bias Voltage, REFA and REFB 1.52 1.65 1.78 V Self-bias voltage of REFA and REFB inputs1 Self-Bias Voltage, REFA and REFB 1.38 1.50 1.61 V Self-bias voltage of REFA and REFB inputs1 Input Resistance, REFA and REFB 4.5 4.7 4.9 kΩ Self-biased1 Input Resistance, REFA and REFB 4.9 5.2 5.4 kΩ Self-biased1 DUTY CYCLE Duty cycle bounds are set by pulse width high and pulse width low Pulse Width Low 500 ps Pulse Width High 500 ps 1 The differential pairs of REFA and REFA, REFB and REFB self-bias points are offset slightly to avoid chatter on an open input condition. REFC INPUT CHARACTERISTICS Table 5. Parameter Min Typ Max Unit Test Conditions/Comments REFC INPUT Input Frequency Range 300 MHz DC-coupled input (not self-biased) Input High Voltage 2.0 V Input Low Voltage 0.8 V Input Current 1 µA Duty Cycle Duty cycle bounds are set by pulse width high and pulse width low Pulse Width Low 1 ns Pulse Width High 1 ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |