JS28F256P33BFE datasheet(86/90 Pages) MICRON

86 / 90 page

P33-65nm

Datasheet

Aug 2009

Order Number: 320003-08

Notes:

IS refers to Illegal State in the Next State Table.

“Illegal commands” include commands outside of the allowed command set.

The device defaults to "Read Array" on powerup.

If a “Read Array” is attempted when the device is busy, the result will be “garbage” data (we should not tell the user that

it will actually be Status Register data). The key point is that the output mux will be pointing to the “array”, but garbage

data will be output. “Read ID” and "Read Query" commands do the exact same thing in the device. The ID and Query data

are located at different locations in the address map.

The Clear Status command only clears the error bits in the status register if the device is not in the following modes:1.

WSM running (Pgm Busy, Erase Busy, Pgm Busy In Erase Suspend, OTP Busy, BEFP modes) 2. Suspend states (Erase

Suspend, Pgm Suspend, Pgm Suspend In Erase Suspend).

BEFP writes are only allowed when the status register bit #0 = 0 or else the data is ignored.

Confirm commands (Lock Block, Unlock Block, Lock-Down Block, Configuration Register and Blank Check) perform the

operation and then move to the Ready State.

Buffered programming will botch when a different block address (as compared to the address given on the first data write

cycle) is written during the BP Load1 and BP Load2 states.

All two cycle commands will be considered as a contiguous whole during device suspend states. Individual commands will

not be parsed separately. (I.e. If an erase set-up command is issued followed by a D0h command, the D0h command will

not resume the program operation. Issuing the erase set-up places the CUI in an “illegal state”. A subsequent command

will clear the “illegal state”, but the command will be otherwise ignored.

Table 42: Output Next State Table for P3x-65nm

Command Input to Chip and Resulting Output MUX Next State(1)

Current Chip State

(FFh) (40h) (E8h) (EBh) (20h) (80h) (D0h) (B0) (70h) (50h) (90h,

98h) (60h) (BCh) (C0h) (01h) (2Fh)

(03h,

04h)

other

BEFPSetup,

BEFP Pgm & Verify Busy,

Erase Setup,

OTP Setup,

BP Setup, Load 1, Load 2

BP Setup, Load1, Load 2 - in

Erase Susp.

BP Confirm

EFI Sub-function Confirm

WordPgmSetup,

Word Pgm Setup in Erase

Susp,

BP Confirm in Erase Suspend,

EFI S-fn Confirm in Ers Susp,

Blank Check Setup,

Blank Check Busy

Status Read

Lock/RCR/ECR Setup,

Lock/RCR/ECR Setup in Erase

Susp

Status Read

EFI S-fn Setup, Ld 1, Ld 2

EFI S-fn Setup, Ld1, Ld 2 - in

Erase Susp.

Output MUX will not change

BP Busy

BP Busy in Erase Suspend

EFI Sub-function Busy

EFI Sub-fn Busy in Ers Susp

Word Program Busy,

Word Pgm Busy in Erase

Suspend,

OTP Busy

Erase Busy

Status

Read

Status

Read

Status Read

Output MUX does

not Change

Ready,

Word Pgm Suspend,

BP Suspend,

Phase-1 BP Suspend,

Erase Suspend,

BP Suspend in Erase Suspend

Phase-1 BP Susp in Ers Susp

JS28F256P33BFE 数据表(PDF) 86 Page - Micron Technology

JS28F256P33BFE 数据表(HTML) 86 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表下载

链接网址

JS28F256P33BFE 数据表(PDF) 86 Page - Micron Technology

JS28F256P33BFE 数据表(HTML) 86 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表 下载

链接网址

数据表下载