| 数据搜索系统,热门电子元器件搜索 |
|
JS28F256P33BFE 数据表(PDF) 43 Page - Micron Technology |
|
|
|||||||||||||||||||||||||||||
JS28F256P33BFE 数据表(HTML) 43 Page - Micron Technology |
|
43 / 90 page ![]() Datasheet Aug 2009 43 Order Number:320003-08 P33-65nm 12.0 Power and Reset Specifications 12.1 Power-Up and Power-Down Power supply sequencing is not required if VPP is connected to VCC or VCCQ. Otherwise VCC and VCCQ should attain their minimum operating voltage before applying VPP. Power supply transitions should only occur when RST# is low. This protects the device from accidental programming or erasure during power transitions. 12.2 Reset Specifications Asserting RST# during a system reset is important with automated program/erase devices because systems typically expect to read from flash memory when coming out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization may not occur. This is because the flash memory may be providing status information, instead of array data as expected. Connect RST# to the same active low reset signal used for CPU initialization. Also, because the device is disabled when RST# is asserted, it ignores its control inputs during power-up/down. Invalid bus conditions are masked, providing a level of memory protection. Table 16: Power and Reset Num Symbol Parameter Min Max Unit Notes P1 tPLPH RST# pulse width low 100 - ns 1,2,3,4 P2 tPLRH RST# low to device reset during erase - 25 µs 1,3,4,7 RST# low to device reset during program - 25 1,3,4,7 P3 tVCCPH VCC Power valid to RST# de-assertion (high) 300 - 1,4,5,6 Notes: 1. These specifications are valid for all device versions (packages and speeds). 2. The device may reset if tPLPH is < tPLPH Min, but this is not guaranteed. 3. Not applicable if RST# is tied to VCC. 4. Sampled, but not 100% tested. 5. When RST# is tied to the VCC supply, device will not be ready until tVCCPH after VCC ≥ VCCMIN. 6. When RST# is tied to the VCCQ supply, device will not be ready until tVCCPH after VCC ≥ VCCMIN. 7. Reset completes within tPLPH if RST# is asserted while no erase or program operation is executing. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |