JS28F256P33BFE datasheet(87/90 Pages) MICRON

87 / 90 page

Datasheet

Aug 2009

Order Number:320003-08

P33-65nm

Appendix B Conventions - Additional Documentation

B.1

Acronyms

B.2

Definitions and Terms

BEFP:

Buffered Enhanced Factory Programming

CUI :

Command User Interface

MLC :

Multi-Level Cell

OTP :

One-Time Programmable

PLR :

one-time programmable Lock Register

PR :

one-time programmable Register

RCR :

Read Configuration Register

RFU :

Reserved for Future Use

SR :

Status Register

SRD

Status Register Data

WSM

Write State Machine

VCC :

Signal or voltage connection

VCC :

Signal or voltage level

h :

Hexadecimal number suffix

0b :

Binary number prefix

0x :

hexadecimal number prefix

SR.4 :

Denotes an individual register bit.

A[15:0] :

Denotes a group of similarly named signals, such as address or data bus.

A5 :

Denotes one element of a signal group membership, such as an individual address

bit.

Bit :

Single Binary unit

Byte :

Eight bits

Word :

Two bytes, or sixteen bits

Kbit :

1024 bits

KByte :

1024 bytes

KWord :

1024 words

Mbit :

1,048,576 bits

MByte :

1,048,576 bytes

MWord :

1,048,576 words

1,000

1,000,000

3.0 V :

VCC (core) and VCCQ (I/O) voltage range of 2.3 V – 3.6 V

9.0 V :

VPP voltage range of 8.5 V – 9.5 V

Block :

A group of bits, bytes, or words within the flash memory array that erase

simultaneously. The P33-65nm has two block sizes: 32 KByte and 128 KByte.

JS28F256P33BFE 数据表(PDF) 87 Page - Micron Technology

JS28F256P33BFE 数据表(HTML) 87 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表下载