JS28F256P33BFE datasheet(18/90 Pages) MICRON

18 / 90 page

P33-65nm

Datasheet

Aug 2009

Order Number: 320003-08

6.2

Device Command Bus Cycles

Device operations are initiated by writing specific device commands to the CUI. See

Table 7, “Command Bus Cycles” on page 19. Several commands are used to modify

array data including Word Program and Block Erase commands. Writing either

command to the CUI initiates a sequence of internally-timed functions that culminate in

the completion of the requested task. However, the operation can be aborted by either

asserting RST# or by issuing an appropriate suspend command.

Suspend

0xB0

Program or Erase

Suspend

This command issued to any device address initiates a suspend of the

currently-executing program or block erase operation. The Status Register

indicates successful suspend operation by setting either SR.2 (program

suspended) or SR 6 (erase suspended), along with SR.7 (ready). The WSM

remains in the suspend mode regardless of control signal states (except for

RST# asserted).

0xD0

Suspend Resume

This command issued to any device address resumes the suspended program

or block-erase operation.

Protection

0x60

Block lock Setup

First cycle of a 2-cycle command; prepares the CUI for block lock

configuration changes. If the next command is not Block Lock (0x01), Block

Unlock (0xD0), or Block Lock-Down (0x2F), the CUI sets SR.5 and SR.4,

indicating a command sequence error.

0x01

Block lock

If the previous command was Block Lock Setup (0x60), the addressed block

is locked.

0xD0

Unlock Block

If the previous command was Block Lock Setup (0x60), the addressed block

is unlocked. If the addressed block is in a lock-down state, the operation has

no effect.

0x2F

Lock-Down Block

If the previous command was Block Lock Setup (0x60), the addressed block

is locked down.

0xC0

Protection program

setup

First cycle of a 2-cycle command; prepares the device for a OTP register or

Lock Register program operation. The second cycle latches the register

address and data, and starts the programming algorithm to program data the

the OTP array.

Configuration

0x60

Read Configuration

First cycle of a 2-cycle command; prepares the CUI for device read

configuration. If the Set Read Configuration Register command (0x03) is not

the next command, the CUI sets Status Register bits SR.5 and SR.4,

indicating a command sequence error.

0x03

Read Configuration

If the previous command was Read Configuration Register Setup (0x60), the

CUI latches the address and writes A[15:0]to the Read Configuration

access array data.

blank check

0xBC

Blank Check

First cycle of a 2-cycle command; initiates the Blank Check operation on a

main block.

0xD0

Blank Check

Confirm

Second cycle of blank check command sequence; it latches the block address

and executes blank check on the main array block.

other

0xEB

Extended Function

Interface command

This command is used in extended function interface. first cycle of a multiple-

cycle command second cycle is a Sub-Op-Code, the data written on third

cycle is one less than the word count; the allowable value on this cycle are 0

through 511. The subsequent cycles load data words into the program buffer

at a specified address until word count is achieved.

Table 6:

Command Codes and Definitions (Sheet 2 of 2)

Mode

Code

Device Mode

Description

JS28F256P33BFE 数据表(PDF) 18 Page - Micron Technology

JS28F256P33BFE 数据表(HTML) 18 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表下载

链接网址

JS28F256P33BFE 数据表(PDF) 18 Page - Micron Technology

JS28F256P33BFE 数据表(HTML) 18 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表 下载

链接网址

数据表下载