JS28F256P33BFE datasheet(17/90 Pages) MICRON

17 / 90 page

Datasheet

Aug 2009

Order Number:320003-08

P33-65nm

6.0

Command Set

6.1

Device Command Codes

The system Central Processing Unit provides control of all in-system read, write, and

erase operations of the device via the system bus. The on-chip WSM manages all block-

erase and word-program algorithms.

Device commands are written to the CUI to control all flash memory device operations.

The CUI does not occupy an addressable memory location; it is the mechanism through

which the flash device is controlled. Table 6 shows valid device command codes and

descriptions.

Table 6:

Command Codes and Definitions (Sheet 1 of 2)

Mode

Code

Device Mode

Description

Read

0xFF

Read Array

Places the device in Read Array mode. Array data is output on DQ[15:0].

0x70

Read Status

Places the device in Read Status Register mode. The device enters this mode

after a program or erase command is issued. SR data is output on DQ[7:0].

0x90

Read Device ID

or Configuration

Places device in Read Device Identifier mode. Subsequent reads output

manufacturer/device codes, Configuration Register data, Block Lock status,

or OTP register data on DQ[15:0].

0x98

Read Query

Places the device in Read Query mode. Subsequent reads output Common

Flash Interface information on DQ[7:0].

0x50

Clear Status

The WSM can only set SR error bits. The Clear Status Register command is

used to clear the SR error bits.

Write

0x40

Word Program

Setup

First cycle of a 2-cycle programming command; prepares the CUI for a write

operation. On the next write cycle, the address and data are latched and the

WSM executes the programming algorithm at the addressed location. During

program operations, the device responds only to Read Status Register and

Program Suspend commands. CE# or OE# must be toggled to update the

Status Register in asynchronous read. CE# or ADV# must be toggled to

update the SR Data for synchronous Non-array reads. The Read Array

command must be issued to read array data after programming has finished.

0xE8

Buffered Program

This command loads a variable number of words up to the buffer size of 512

words onto the program buffer.

0xD0

Buffered Program

Confirm

The confirm command is Issued after the data streaming for writing into the

buffer is done. This instructs the WSM to perform the Buffered Program

algorithm, writing the data from the buffer to the flash memory array.

0x80

BEFP Setup

First cycle of a 2-cycle command; initiates the BEFP mode. The CUI then

waits for the BEFP Confirm command, 0xD0, that initiates the BEFP

algorithm. All other commands are ignored when BEFP mode begins.

0xD0

BEFP Confirm

If the previous command was BEFP Setup (0x80), the CUI latches the

address and data, and prepares the device for BEFP mode.

Erase

0x20

Block Erase Setup

First cycle of a 2-cycle command; prepares the CUI for a block-erase

operation. The WSM performs the erase algorithm on the block addressed by

the Erase Confirm command. If the next command is not the Erase Confirm

(0xD0) command, the CUI sets Status Register bits SR [5,4], and places the

device in Read Status Register mode.

0xD0

Block Erase Confirm

If the first command was Block Erase Setup (0x20), the CUI latches the

address and data, and the WSM erases the addressed block. During block-

erase operations, the device responds only to Read Status Register and Erase

Suspend commands. CE# or OE# must be toggled to update the Status

SR Data for synchronous Non-array reads.

JS28F256P33BFE 数据表(PDF) 17 Page - Micron Technology

JS28F256P33BFE 数据表(HTML) 17 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表下载

链接网址

JS28F256P33BFE 数据表(PDF) 17 Page - Micron Technology

JS28F256P33BFE 数据表(HTML) 17 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表 下载

链接网址

数据表下载