RM0319 datasheet(296/368 Pages) STMICROELECTRONICS

296 / 368 page

Security co-processor (C3)

RM0319

296/368

Doc ID 022640 Rev 3

Security co-processor (C3)

This chapter focuses on C3 functionality and operation.

For technical details about the programmable registers related to the C3, refer to the C3

registers in the following companion document:

●

RM0321: SPEAr320S address map and registers

28.1

Overview

C3 is a DMA-based co-processor enabling the acceleration of data-driven computationally

expensive functions, such as: cryptography, pattern matching, signal processing, security

and network security applications. It can be used for other types of data intensive

applications as well.

It executes instruction flows generated by the host processor. After it has been set up by the

host, it runs in a completely autonomous way (DMA data in, data processing, DMA data

out), until the completion of all the requested operations.

28.2

Main features

●

C3 Hardware ID base address 0xFFFF_1000

●

Four instruction dispatchers

●

Four hardware accelerator channels with in/out FIFO inside

●

64 KB of internal RAM for low latency accesses

●

Coupling/Chaining Module (internal cross-bar) for interchannel direct high-speed

communications, up to 8 paths

●

Highly programmable (instruction-driven) controller

●

AMBA AHB 2.0 Master and Slave Interfaces

●

Scatter and Gather DMA engine

C3 has 8 slots for including channels (hardware accelerators). The channel configuration is

as follows:

Channel 0 - Empty

Channel 1 - Data Encryption Standard (DES and TripleDES)

RM0319 数据表(PDF) 296 Page - STMicroelectronics

RM0319 数据表(HTML) 296 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载