PC87366 datasheet(137/240 Pages) NSC

137 / 240 page

6.0 General-Purpose Input/Output (GPIO) Port (Continued)

137

www.national.com

6.4.6

GPIO Event Enable Register (GPEVEN)

Location:

Device specific

Type:

R/W

6.4.7

GPIO Event Status Register (GPEVST)

Location:

Device specific

Type:

R/W1C

Bit

76543210

Name

Event Enable

Reset

00000000

Bit

Description

Event Enable. Bits 7-0 correspond to pins 7-0 respectively. Each bit enables system notiﬁcation triggering by

the corresponding GPIO pin. The bit has no effect on the corresponding Status bit in the GPST register.

0: IRQ generation by corresponding GPIO pin masked

1: IRQ generation by corresponding GPIO pin enabled

Bit

76543210

Name

Status

Reset

00000000

Bit

Description

Status. Bits 7-0 correspond to pins 7-0 respectively. Each bit is an edge detector that is set to 1 by the hardware

upon detection of an active edge (i.e. edge that matches the IRQ Polarity bit) on the corresponding GPIO pin.

This edge detection is independent of the Event Type or the Event Enable bit in the GPEVEN register. However,

the bit may reﬂect the event status for enabled, edge-trigger event sources. Writing 1 to the Status bit clears it

to 0.

0: No active edge detected since last cleared

1: Active edge detected

PC87366 数据表(PDF) 137 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 137 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载