AT89C51ED2-RDTIM datasheet(82/137 Pages) ATMEL

82 / 137 page

AT89C51RD2/ED2

4235E–8051–04/04

Power Management

Introduction

Two power reduction modes are implemented in the AT89C51RD2/ED2. The Idle mode

and the Power-Down mode. These modes are detailed in the following sections. In addi-

tion to these power reduction modes, the clocks of the core and peripherals can be

dynamically divided by 2 using the X2 mode detailed in Section “Enhanced Features”,

page 17.

Idle Mode

Idle mode is a power reduction mode that reduces the power consumption. In this mode,

program execution halts. Idle mode freezes the clock to the CPU at known states while

the peripherals continue to be clocked. The CPU status before entering Idle mode is

preserved, i.e., the program counter and program status word register retain their data

for the duration of Idle mode. The contents of the SFRs and RAM are also retained. The

status of the Port pins during Idle mode is detailed in Table 59.

Entering Idle Mode

T o ent e r Id l e m ode, se t the I DL bi t i n P C ON regi s ter (s ee T abl e 60). T h e

AT89C51RD2/ED2 enters Idle mode upon execution of the instruction that sets IDL bit.

The instruction that sets IDL bit is the last instruction executed.

Note:

If IDL bit and PD bit are set simultaneously, the AT89C51RD2/ED2 enters Power-Down

mode. Then it does not go in Idle mode when exiting Power-Down mode.

Exiting Idle Mode

There are two ways to exit Idle mode:

Generate an enabled interrupt.

–

Hardware clears IDL bit in PCON register which restores the clock to the

CPU. Execution resumes with the interrupt service routine. Upon completion

of the interrupt service routine, program execution resumes with the

instruction immediately following the instruction that activated Idle mode.

The general purpose flags (GF1 and GF0 in PCON register) may be used to

indicate whether an interrupt occurred during normal operation or during Idle

mode. When Idle mode is exited by an interrupt, the interrupt service routine

may examine GF1 and GF0.

Generate a reset.

–

A logic high on the RST pin clears IDL bit in PCON register directly and

asynchronously. This restores the clock to the CPU. Program execution

momentarily resumes with the instruction immediately following the

instruction that activated the Idle mode and may continue for a number of

clock cycles before the internal reset algorithm takes control. Reset

initializes the AT89C51RD2/ED2 and vectors the CPU to address C:0000h.

Note:

During the time that execution resumes, the internal RAM cannot be accessed; however,

it is possible for the Port pins to be accessed. To avoid unexpected outputs at the Port

pins, the instruction immediately following the instruction that activated Idle mode should

not write to a Port pin or to the external RAM.

Power-Down Mode

The Power-Down mode places the AT89C51RD2/ED2 in a very low power state.

Power-Down mode stops the oscillator, freezes all clock at known states. The CPU sta-

tus prior to entering Power-Down mode is preserved, i.e., the program counter, program

status word register retain their data for the duration of Power-Down mode. In addition,

AT89C51ED2-RDTIM 数据表(PDF) 82 Page - ATMEL Corporation

AT89C51ED2-RDTIM 数据表(HTML) 82 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载