AT89C51ED2-RDTIM datasheet(87/137 Pages) ATMEL

87 / 137 page

AT89C51RD2/ED2

4235E–8051–04/04

Table 62. WDTPRG Register

WDTPRG - Watchdog Timer Out Register (0A7h)

Reset Value = XXXX X000

WDT during Power-down

and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in

Power-down mode the user does not need to service the WDT. There are 2 methods of

exiting Power-down mode: by a hardware reset or via a level activated external interrupt

which is enabled prior to entering Power-down mode. When Power-down is exited with

hardware reset, servicing the WDT should occur as it normally should whenever the

AT89C51RD2/ED2 is reset. Exiting Power-down with an interrupt is significantly differ-

ent. The interrupt is held low long enough for the oscillator to stabilize. When the

interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the

device while the interrupt pin is held low, the WDT is not started until the interrupt is

pulled high. It is suggested that the WDT be reset during the interrupt service routine.

To ensure that the WDT does not overflow within a few states of exiting of powerdown, it

is better to reset the WDT just before entering powerdown.

In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the

AT89C51RD2/ED2 while in Idle mode, the user should always set up a timer that will

periodically exit Idle, service the WDT, and re-enter Idle mode.

Bit

Number

Bit

Mnemonic Description

Reserved

The value read from this bit is undetermined. Do not try to set this bit.

2S2

WDT Time-out select bit 2

1S1

WDT Time-out select bit 1

0S0

WDT Time-out select bit 0

Selected Time-out

(214 - 1) machine cycles, 16. 3 ms @ F

OSCA =12 MHz

(215 - 1) machine cycles, 32.7 ms @ FOSCA=12 MHz

16 - 1) machine cycles, 65. 5 ms @ F

OSCA=12 MHz

(217 - 1) machine cycles, 131 ms @ F

OSCA=12 MHz

(218 - 1) machine cycles, 262 ms @ FOSCA=12 MHz

19 - 1) machine cycles, 542 ms @ F

OSCA=12 MHz

(220 - 1) machine cycles, 1.05 ms @ F

OSCA=12 MHz

(221 - 1) machine cycles, 2.09 ms @ FOSCA=12 MHz

AT89C51ED2-RDTIM 数据表(PDF) 87 Page - ATMEL Corporation

AT89C51ED2-RDTIM 数据表(HTML) 87 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AT89C51ED2-RDTIM 数据表(PDF) 87 Page - ATMEL Corporation

AT89C51ED2-RDTIM 数据表(HTML) 87 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载