| 数据搜索系统,热门电子元器件搜索 |
|
AT89C51ED2-RDTIM 数据表(PDF) 59 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C51ED2-RDTIM 数据表(HTML) 59 Page - ATMEL Corporation |
|
59 / 137 page ![]() 59 AT89C51RD2/ED2 4235E–8051–04/04 Table 42. BDRCON Register BDRCON - Baud Rate Control Register (9Bh) Reset Value = XXX0 0000b Not bit addressable 76 54 32 1 0 - - - BRR TBCK RBCK SPD SRC Bit Number Bit Mnemonic Description 7- Reserved The value read from this bit is indeterminate. Do not set this bit 6- Reserved The value read from this bit is indeterminate. Do not set this bit 5- Reserved The value read from this bit is indeterminate. Do not set this bit. 4BRR Baud Rate Run Control bit Cleared to stop the internal Baud Rate Generator. Set to start the internal Baud Rate Generator. 3TBCK Transmission Baud rate Generator Selection bit for UART Cleared to select Timer 1 or Timer 2 for the Baud Rate Generator. Set to select internal Baud Rate Generator. 2RBCK Reception Baud Rate Generator Selection bit for UART Cleared to select Timer 1 or Timer 2 for the Baud Rate Generator. Set to select internal Baud Rate Generator. 1 SPD Baud Rate Speed Control bit for UART Cleared to select the SLOW Baud Rate Generator. Set to select the FAST Baud Rate Generator. 0SRC Baud Rate Source select bit in Mode 0 for UART Cleared to select FOSC/12 as the Baud Rate Generator (FCLK PERIPH/6 in X2 mode). Set to select the internal Baud Rate Generator for UARTs in mode 0. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |