数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C51ED2-RDTIM 数据表(PDF) 96 Page - ATMEL Corporation

部件名 AT89C51ED2-RDTIM
功能描述  8-bit Flash Microcontroller
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C51ED2-RDTIM 数据表(HTML) 96 Page - ATMEL Corporation

Back Button AT89C51ED2-RDTIM Datasheet HTML 92Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 93Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 94Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 95Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 96Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 97Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 98Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 99Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 100Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 137 page
background image
96
AT89C51RD2/ED2
4235E–8051–04/04
Flash Registers and
Memory Map
The AT89C51RD2/ED2 Flash memory uses several registers for its management:
Hardware registers can only be accessed through the parallel programming modes
which are handled by the parallel programmer.
Software registers are in a special page of the Flash memory which can be
accessed through the API or with the parallel programming modes. This page,
called "Extra Flash Memory", is not in the internal Flash program memory
addressing space.
Hardware Register
The only hardware register of the AT89C51RD2/ED2 is called Hardware Security Byte
(HSB).
Table 67. Hardware Security Byte (HSB)
Boot Loader Jump Bit (BLJB)
One bit of the HSB, the BLJB bit, is used to force the boot address:
When this bit is programmed (‘1’ value) the boot address is 0000h.
When this bit is unprogrammed (‘1’ value) the boot address is F800h. By default,
this bit is unprogrammed and the ISP is enabled.
Flash Memory Lock Bits
The three lock bits provide different levels of protection for the on-chip code and data
when programmed as shown in Table 68.
76
54
32
1
0
X2
BLJB
OSC
-
XRAM
LB2
LB1
LB0
Bit
Number
Bit
Mnemonic
Description
7X2
X2 Mode
Programmed (‘0’ value) to force X2 mode (6 clocks per instruction) after reset.
Unprogrammed (‘1’ Value) to force X1 mode, Standard Mode, after reset
(Default).
6BLJB
Boot Loader Jump Bit
Unprogrammed (‘1’ value) to start the user’s application on next reset at address
0000h.
Programmed (‘0’ value) to start the boot loader at address F800h on next reset
(Default).
5OSC
Oscillator Bit
Programmed to allow oscillator B at startup
Unprogrammed this bit to allow oscillator A at startup (Default).
4-
Reserved
3XRAM
XRAM config bit (only programmable by programmer tools)
Programmed to inhibit XRAM.
Unprogrammed, this bit to valid XRAM (Default).
2-0
LB2-0
User Memory Lock Bits (only programmable by programmer tools)
See Table 68



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com