AT89C51ED2-RDTIM datasheet(29/137 Pages) ATMEL

29 / 137 page

AT89C51RD2/ED2

4235E–8051–04/04

Power Monitor

The POR/PFD function monitors the internal power-supply of the CPU core memories

and the peripherals, and if needed, suspends their activity when the internal power sup-

ply falls below a safety threshold. This is achieved by applying an internal reset to them.

By gen erating the Re se t the Power M oni to r i nsures a correct start up whe n

AT89C51RD2/ED2 is powered up.

Description

In order to startup and maintain the microcontroller in correct operating mode, VCC has

to be stabilized in the VCC operating range and the oscillator has to be stabilized with a

nominal amplitude compatible with logic level VIH/VIL.

These parameters are controlled during the three phases: power-up, normal operation

and power going down. See Figure 12.

Figure 12. Power Monitor Block Diagram

Note:

1. Once XTAL1 High and low levels reach above and below VIH/VIL. a 1024 clock

period delay will extend the reset coming from the Power Fail Detect. If the power

falls below the Power Fail Detect threshold level, the Reset will be applied

immediately.

The Voltage regulator generates a regulated internal supply for the CPU core the mem-

ories and the peripherals. Spikes on the external Vcc are smoothed by the voltage

regulator.

VCC

Power On Reset

Power Fail Detect

Voltage Regulator

XTAL1

(1)

CPU core

Memories

Peripherals

Regulated

Supply

RST pin

Hardware

Watchdog

PCA

Watchdog

Internal Reset

AT89C51ED2-RDTIM 数据表(PDF) 29 Page - ATMEL Corporation

AT89C51ED2-RDTIM 数据表(HTML) 29 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载