数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C51ED2-RDTIM 数据表(PDF) 17 Page - ATMEL Corporation

部件名 AT89C51ED2-RDTIM
功能描述  8-bit Flash Microcontroller
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C51ED2-RDTIM 数据表(HTML) 17 Page - ATMEL Corporation

Back Button AT89C51ED2-RDTIM Datasheet HTML 13Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 14Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 15Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 16Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 17Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 18Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 19Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 20Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 21Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 137 page
background image
17
AT89C51RD2/ED2
4235E–8051–04/04
Enhanced Features
In comparison to the original 80C52, the AT89C51RD2/ED2 implements some new fea-
tures, which are:
X2 option
Dual Data Pointer
Extended RAM
Programmable Counter Array (PCA)
Hardware Watchdog
SPI interface
4-level interrupt priority system
Power-off flag
ONCE mode
ALE disabling
Some enhanced features are also located in the UART and the Timer 2
X2 Feature
The AT89C51RD2/ED2 core needs only 6 clock periods per machine cycle. This feature
called ‘X2’ provides the following advantages:
Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
Save power consumption while keeping same CPU power (oscillator power saving).
Save power consumption by dividing dynamically the operating frequency by 2 in
operating and idle modes.
Increase CPU power by 2 while keeping same crystal frequency.
In order to keep the original C51 compatibility, a divider by 2 is inserted between the
XTAL1 signal and the main clock input of the core (phase generator). This divider may
be disabled by software.
Description
The clock for the whole circuit and peripherals is first divided by two before being used
by the CPU core and the peripherals.
This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is
bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%.
Figure 5 shows the clock generation block diagram. X2 bit is validated on the rising edge
of the XTAL1
÷ 2 to avoid glitches when switching from X2 to STD mode. Figure 6
shows the switching mode waveforms.
Figure 5. Clock Generation Diagram
XTAL1
2
CKCON0
X2
8-bit Prescaler
FOSC
FXTAL
0
1
XTAL1:2
FCLK CPU
FCLK PERIPH
CKRL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com