AT89C51ED2-RDTIM datasheet(24/137 Pages) ATMEL

24 / 137 page

AT89C51RD2/ED2

4235E–8051–04/04

Expanded RAM

(XRAM)

The AT89C51RD2/ED2 provides additional on-chip random access memory (RAM)

space for increased data parameter handling and high level language usage.

AT89C51RD2/ED2 device haS expanded RAM in external data space configurable up

to 1792 bytes (see Table 19).

The AT89C51RD2/ED2 internal data memory is mapped into four separate segments.

The four segments are:

The Lower 128 bytes of RAM (addresses 00h to 7Fh) are directly and indirectly

addressable.

The Upper 128 bytes of RAM (addresses 80h to FFh) are indirectly addressable

only.

The Special Function Registers, SFRs, (addresses 80h to FFh) are directly

addressable only.

The expanded RAM bytes are indirectly accessed by MOVX instructions, and

with the EXTRAM bit cleared in the AUXR register (see Table 19).

The lower 128 bytes can be accessed by either direct or indirect addressing. The Upper

128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy

the same address space as the SFR. That means they have the same address, but are

physically separate from SFR space.

Figure 8. Internal and External Data Memory Address

When an instruction accesses an internal location above address 7Fh, the CPU knows

whether the access is to the upper 128 bytes of data RAM or to SFR space by the

addressing mode used in the instruction.

•

Instructions that use direct addressing access SFR space. For example: MOV

0A0H, # data, accesses the SFR at location 0A0h (which is P2).

•

Instructions that use indirect addressing access the Upper 128 bytes of data RAM.

For example: MOV @R0, # data where R0 contains 0A0h, accesses the data byte

at address 0A0h, rather than P2 (whose address is 0A0h).

•

The XRAM bytes can be accessed by indirect addressing, with EXTRAM bit cleared

and MOVX instructions. This part of memory which is physically located on-chip,

logically occupies the first bytes of external data memory. The bits XRS0 and XRS1

are used to hide a part of the available XRAM as explained in Table 19. This can be

XRAM

Upper

128 Bytes

Internal

RAM

Lower

128 Bytes

Internal

RAM

Special

Function

80h

0FFh or 6FFh

0FFh

External

Data

Memory

0000

00FFh up to 06FFh

0FFFFh

Indirect Accesses

Direct Accesses

Direct or Indirect

Accesses

7Fh

AT89C51ED2-RDTIM 数据表(PDF) 24 Page - ATMEL Corporation

AT89C51ED2-RDTIM 数据表(HTML) 24 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载