数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM8S 数据表(PDF) 113 Page - STMicroelectronics

部件名 STM8S
功能描述  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM8S 数据表(HTML) 113 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 109Page - STMicroelectronics STM8S Datasheet HTML 110Page - STMicroelectronics STM8S Datasheet HTML 111Page - STMicroelectronics STM8S Datasheet HTML 112Page - STMicroelectronics STM8S Datasheet HTML 113Page - STMicroelectronics STM8S Datasheet HTML 114Page - STMicroelectronics STM8S Datasheet HTML 115Page - STMicroelectronics STM8S Datasheet HTML 116Page - STMicroelectronics STM8S Datasheet HTML 117Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 467 page
background image
DocID14587 Rev 14
113/467
RM0016
General purpose I/O ports (GPIO)
113
11.9.5
Port x control register 2 (Px_CR2)
Address offset: 0x04
Reset value: 0x00
11.9.6
GPIO register map and reset values
Each GPIO port has five registers mapped as shown in Table 24. Refer to the register map
in the corresponding datasheet for the base address for each port.
Note:
At reset state, all ports are input floating. Exceptions are indicated in the pin description
table of the corresponding datasheet.
7
654
3210
C27
C26
C25
C24
C23
C22
C21
C20
rw
rw
rw
rw
rw
rw
rw
rw
Bits 7:0 C2[7:0]: Control bits
These bits are set and cleared by software. They select different functions in input mode and output
mode. In input mode, the CR2 bit enables the interrupt capability if available. If the I/O does not have
interrupt capability, setting the CR2 bit has no effect. In output mode, setting the bit increases the
speed of the I/O. This applies to ports with O3 and O4 output types (see pin description table).
– In input mode (DDR = 0):
0: External interrupt disabled
1: External interrupt enabled
– In output mode (DDR = 1):
0: Output speed up to 2 MHz
1: Output speed up to 10 MHz
Table 24. GPIO register map
Address
offset
Register
name
7654321
0
0x00
Px_ODR
Reset value
ODR7
0
ODR6
0
ODR5
0
ODR4
0
ODR3
0
ODR2
0
ODR1
0
ODR0
0
0x01
Px_IDR
Reset value
IDR7
x
IDR6
x
IDR5
x
IDR4
x
IDR3
x
IDR2
x
IDR1
x
IDR0
x
0x02
Px_DDR
Reset value
DDR7
0
DDR6
0
DDR5
0
DDR4
0
DDR3
0
DDR2
0
DDR1
0
DDR0
0
0x03
Px_CR1(1)
Reset value
C17
0
C16
0
C15
0
C14
0
C13
0
C12
0
C11
0
C10
0
0x04
Px_CR2
Reset value
C27
0
C26
0
C25
0
C24
0
C23
0
C22
0
C21
0
C20
0
1. PD_CR reset value is 0x02.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com