| 数据搜索系统,热门电子元器件搜索 |
|
ZUSBOPTSC01ZAC 数据表(PDF) 296 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
ZUSBOPTSC01ZAC 数据表(HTML) 296 Page - Zilog, Inc. |
|
296 / 402 page ![]() Electrical Characteristics P R E L I M I N A R Y PS024604-1005 Z8 Encore!® Motor Control Flash MCUs Product Specification 274 UART Timing Figure 54 and Table 152 provide timing information for UART pins for the case where the Clear To Send input pin (CTS) is used for flow control. In this example, it is assumed that the Driver Enable polarity has been configured to be Active Low and is represented here by DE. The CTS to DE assertion delay (T1) assumes the UART Transmit Data Register has been loaded with data prior to CTS assertion. Figure 54. UART Timing with CTS Table 152. UART Timing with CTS Parameter Abbreviation Delay (ns) Minimum Maximum T1 CTS fall to DE assertion delay 2 x XIN period 2 x XIN period + 1 bit period T2 DE assertion to TxD falling edge (start) delay 1 bit period 1 bit period + 1 x XIN period T3 End of stop bit(s) to DE deassertion delay 1 x XIN period 2 x XIN period T1 T2 T3 End of Stop Bit(s) CTS (Input) DE (Output) TxD (Output) Bit 0 Bit 1 Bit 7 Stop Parity Start ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ ¥ |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |